T. Esposito, Jay K Shah, Abhinav Jain, F. Levitov, J. G. Sheridan, Shashi Shekhar, S. Jen, V. Aristov, Hoang Nguyen
{"title":"计算机辅助设计(CAD)信息与缺陷评审SEM平台的集成及基于缺陷自动分类的设计:DI:缺陷检测与减少","authors":"T. Esposito, Jay K Shah, Abhinav Jain, F. Levitov, J. G. Sheridan, Shashi Shekhar, S. Jen, V. Aristov, Hoang Nguyen","doi":"10.1109/ASMC.2019.8791760","DOIUrl":null,"url":null,"abstract":"Defect metrology for advanced FinFET devices faces a variety of challenges in terms of accurate classification of Defect Review Scanning Electron Microscopy (DR-SEM) images. As the Defect of Interest (DOI) size shrinks in proportion to the printed feature dimension, it is critical that these platforms adjust to continue to provide the best possible defect classification. This can be achieved most efficiently by introducing Computer-Aided Design (CAD) information into these platforms. In order to improve imaging of defects in DR-SEM, CAD data is used to enhance the alignment step, providing more accurate navigation to defects and allowing the magnification to scale according to the smaller defect size. We present a streamlined method to introduce this CAD based alignment step into the existing recipe management system on the DR-SEM platform. While decreasing image FOV is beneficial, the introduction of CAD information into Automatic Defect Classification (ADC) can provide valuable information on the defect’s location. Design Based ADC (DBA) achieves this by providing the means to differentiate the defect’s impact on device performance based on CAD data such as mask or process step. We present two case studies of DBA on multi- patterning and epi layers in the sub-1x FinFET process.","PeriodicalId":287541,"journal":{"name":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"95 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Integration of Computer-Aided Design (CAD) Information into a Defect-Review SEM Platform and Design Based Automatic Defect Classification : DI: Defect Inspection and Reduction\",\"authors\":\"T. Esposito, Jay K Shah, Abhinav Jain, F. Levitov, J. G. Sheridan, Shashi Shekhar, S. Jen, V. Aristov, Hoang Nguyen\",\"doi\":\"10.1109/ASMC.2019.8791760\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Defect metrology for advanced FinFET devices faces a variety of challenges in terms of accurate classification of Defect Review Scanning Electron Microscopy (DR-SEM) images. As the Defect of Interest (DOI) size shrinks in proportion to the printed feature dimension, it is critical that these platforms adjust to continue to provide the best possible defect classification. This can be achieved most efficiently by introducing Computer-Aided Design (CAD) information into these platforms. In order to improve imaging of defects in DR-SEM, CAD data is used to enhance the alignment step, providing more accurate navigation to defects and allowing the magnification to scale according to the smaller defect size. We present a streamlined method to introduce this CAD based alignment step into the existing recipe management system on the DR-SEM platform. While decreasing image FOV is beneficial, the introduction of CAD information into Automatic Defect Classification (ADC) can provide valuable information on the defect’s location. Design Based ADC (DBA) achieves this by providing the means to differentiate the defect’s impact on device performance based on CAD data such as mask or process step. We present two case studies of DBA on multi- patterning and epi layers in the sub-1x FinFET process.\",\"PeriodicalId\":287541,\"journal\":{\"name\":\"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"volume\":\"95 1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC.2019.8791760\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2019.8791760","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Integration of Computer-Aided Design (CAD) Information into a Defect-Review SEM Platform and Design Based Automatic Defect Classification : DI: Defect Inspection and Reduction
Defect metrology for advanced FinFET devices faces a variety of challenges in terms of accurate classification of Defect Review Scanning Electron Microscopy (DR-SEM) images. As the Defect of Interest (DOI) size shrinks in proportion to the printed feature dimension, it is critical that these platforms adjust to continue to provide the best possible defect classification. This can be achieved most efficiently by introducing Computer-Aided Design (CAD) information into these platforms. In order to improve imaging of defects in DR-SEM, CAD data is used to enhance the alignment step, providing more accurate navigation to defects and allowing the magnification to scale according to the smaller defect size. We present a streamlined method to introduce this CAD based alignment step into the existing recipe management system on the DR-SEM platform. While decreasing image FOV is beneficial, the introduction of CAD information into Automatic Defect Classification (ADC) can provide valuable information on the defect’s location. Design Based ADC (DBA) achieves this by providing the means to differentiate the defect’s impact on device performance based on CAD data such as mask or process step. We present two case studies of DBA on multi- patterning and epi layers in the sub-1x FinFET process.