A. Josten, B. Baeuerle, M. Eppenberger, E. Dornbierer, D. Hillerkuss, J. Leuthold
{"title":"通过在单个FPGA中使用8/7过采样的时序恢复实现168gb /s线率实时PAM接收器","authors":"A. Josten, B. Baeuerle, M. Eppenberger, E. Dornbierer, D. Hillerkuss, J. Leuthold","doi":"10.1364/OFC.2017.W2A.24","DOIUrl":null,"url":null,"abstract":"Demonstration of a real-time receiver working with 28 GBd at 32 GSa/s. The signal processing is done on a single FPGA. The resource-saving non-integer oversampling of 8/7 is enabled by a timing synchronization in the frequency domain.","PeriodicalId":242238,"journal":{"name":"2017 Optical Fiber Communications Conference and Exhibition (OFC)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"168 Gb/s line rate real-time PAM receiver enabled by timing recovery with 8/7 oversampling in a single FPGA\",\"authors\":\"A. Josten, B. Baeuerle, M. Eppenberger, E. Dornbierer, D. Hillerkuss, J. Leuthold\",\"doi\":\"10.1364/OFC.2017.W2A.24\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Demonstration of a real-time receiver working with 28 GBd at 32 GSa/s. The signal processing is done on a single FPGA. The resource-saving non-integer oversampling of 8/7 is enabled by a timing synchronization in the frequency domain.\",\"PeriodicalId\":242238,\"journal\":{\"name\":\"2017 Optical Fiber Communications Conference and Exhibition (OFC)\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-03-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Optical Fiber Communications Conference and Exhibition (OFC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1364/OFC.2017.W2A.24\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Optical Fiber Communications Conference and Exhibition (OFC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1364/OFC.2017.W2A.24","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
168 Gb/s line rate real-time PAM receiver enabled by timing recovery with 8/7 oversampling in a single FPGA
Demonstration of a real-time receiver working with 28 GBd at 32 GSa/s. The signal processing is done on a single FPGA. The resource-saving non-integer oversampling of 8/7 is enabled by a timing synchronization in the frequency domain.