Flexible timing specification in a VHDL synthesis subset

A VHSIC hardware description language (VHDL) subset for high-level synthesis allowing a flexible timing specification of the circuit interface such that the optimization potential of classical scheduling and allocation techniques can be fully used is presented. The algorithmic circuit specification can be validated by a conventional VHDL simulator if the description style follows the proposed guidelines. This validation depends on the proper description style, but methods of timing specification allow an adequate low-level description of higher communication primitives such as the input and output commands.<>