智能像素在数字图像半色调中的应用

Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers Pub Date : 1996-11-03 DOI:10.1109/ACSSC.1996.600969

A. Sayles, B. Shoop

{"title":"智能像素在数字图像半色调中的应用","authors":"A. Sayles, B. Shoop","doi":"10.1109/ACSSC.1996.600969","DOIUrl":null,"url":null,"abstract":"An innovative circuit for digital image halftoning applications has been implemented in several different hybrid fabrication processes. The circuits have been demonstrated to be compatible with several approaches to smart pixels and offer a wide range of options for realizing optical inputs and outputs. The 0.8 micron n-well CMOS process at MOSIS has been used in conjunction with SEED technology to implement a digital image halftoning algorithm that offers the potential for higher quality binary images. Similar algorithms have also been implemented using combined CMOS and liquid crystal on silicon processes as well as the Vitesse H-GaAs III foundry process.","PeriodicalId":270729,"journal":{"name":"Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Application of smart pixels to digital image halftoning\",\"authors\":\"A. Sayles, B. Shoop\",\"doi\":\"10.1109/ACSSC.1996.600969\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An innovative circuit for digital image halftoning applications has been implemented in several different hybrid fabrication processes. The circuits have been demonstrated to be compatible with several approaches to smart pixels and offer a wide range of options for realizing optical inputs and outputs. The 0.8 micron n-well CMOS process at MOSIS has been used in conjunction with SEED technology to implement a digital image halftoning algorithm that offers the potential for higher quality binary images. Similar algorithms have also been implemented using combined CMOS and liquid crystal on silicon processes as well as the Vitesse H-GaAs III foundry process.\",\"PeriodicalId\":270729,\"journal\":{\"name\":\"Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACSSC.1996.600969\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACSSC.1996.600969","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

一种用于数字图像半色调应用的创新电路已经在几种不同的混合制造工艺中实现。该电路已被证明与几种智能像素的方法兼容，并为实现光学输入和输出提供了广泛的选择。MOSIS的0.8微米n阱CMOS工艺与SEED技术结合使用，实现了数字图像半调算法，提供了更高质量的二值图像的潜力。类似的算法也已经在硅工艺和Vitesse H-GaAs III代工工艺上实现。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Application of smart pixels to digital image halftoning

An innovative circuit for digital image halftoning applications has been implemented in several different hybrid fabrication processes. The circuits have been demonstrated to be compatible with several approaches to smart pixels and offer a wide range of options for realizing optical inputs and outputs. The 0.8 micron n-well CMOS process at MOSIS has been used in conjunction with SEED technology to implement a digital image halftoning algorithm that offers the potential for higher quality binary images. Similar algorithms have also been implemented using combined CMOS and liquid crystal on silicon processes as well as the Vitesse H-GaAs III foundry process.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers

自引率

0.00%

发文量