一种基于群的全局路由优化方案

Abhinandan Khan, P. Bhattacharya, S. Sarkar
{"title":"一种基于群的全局路由优化方案","authors":"Abhinandan Khan, P. Bhattacharya, S. Sarkar","doi":"10.1109/ICAEE.2014.6838556","DOIUrl":null,"url":null,"abstract":"Swarm Intelligence (SI), modelled upon the behaviours of various swarms of animals and insects such as ants, termites, bees, birds, fishes, fireflies, etc. is an emerging area in the field of optimization. SI based algorithms are proclaimed to be robust and efficient optimization tools. This fact is corroborated by a number of practical engineering problems where these algorithms give very satisfactory results. Nowadays VLSI Design has become one of the most intriguing and fervent research field for engineers. Efficient development of a system of a billion chips and blocks on a printed circuit board requires extensive use of optimization in various areas of design such as chip size, separation among components, interconnect length etc. One of the most significant among these is the interconnect wirelength, which determines the overall delay in transmission within the chip. The routing phase in the VLSI Physical Design strives to optimize the interconnect length. Several studies have been and are being conducted to improve the performance of VLSI chips by optimally interconnecting the various components. Various SI based algorithms have already proved their efficiency in this field of routing optimization. In this paper we have proposed a global routing scheme based on contemporary SI algorithms: Firefly Algorithm (FA), and Artificial Bee Colony (ABC) algorithm and have compared the performance of the two. FA produces superior optimization results in comparison to ABC although proving to be quite expensive, computationally.","PeriodicalId":151739,"journal":{"name":"2014 International Conference on Advances in Electrical Engineering (ICAEE)","volume":"160 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A swarm based global routing optimization scheme\",\"authors\":\"Abhinandan Khan, P. Bhattacharya, S. Sarkar\",\"doi\":\"10.1109/ICAEE.2014.6838556\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Swarm Intelligence (SI), modelled upon the behaviours of various swarms of animals and insects such as ants, termites, bees, birds, fishes, fireflies, etc. is an emerging area in the field of optimization. SI based algorithms are proclaimed to be robust and efficient optimization tools. This fact is corroborated by a number of practical engineering problems where these algorithms give very satisfactory results. Nowadays VLSI Design has become one of the most intriguing and fervent research field for engineers. Efficient development of a system of a billion chips and blocks on a printed circuit board requires extensive use of optimization in various areas of design such as chip size, separation among components, interconnect length etc. One of the most significant among these is the interconnect wirelength, which determines the overall delay in transmission within the chip. The routing phase in the VLSI Physical Design strives to optimize the interconnect length. Several studies have been and are being conducted to improve the performance of VLSI chips by optimally interconnecting the various components. Various SI based algorithms have already proved their efficiency in this field of routing optimization. In this paper we have proposed a global routing scheme based on contemporary SI algorithms: Firefly Algorithm (FA), and Artificial Bee Colony (ABC) algorithm and have compared the performance of the two. FA produces superior optimization results in comparison to ABC although proving to be quite expensive, computationally.\",\"PeriodicalId\":151739,\"journal\":{\"name\":\"2014 International Conference on Advances in Electrical Engineering (ICAEE)\",\"volume\":\"160 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 International Conference on Advances in Electrical Engineering (ICAEE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICAEE.2014.6838556\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Advances in Electrical Engineering (ICAEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAEE.2014.6838556","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

蜂群智能(Swarm Intelligence, SI)是基于蚂蚁、白蚁、蜜蜂、鸟类、鱼类、萤火虫等各种动物和昆虫的行为建模而成的,是优化领域的一个新兴领域。基于SI的算法被认为是鲁棒和高效的优化工具。这一事实得到了一些实际工程问题的证实,这些算法给出了非常令人满意的结果。超大规模集成电路设计已成为当今工程师们最感兴趣和最感兴趣的研究领域之一。在印刷电路板上有效地开发一个由10亿个芯片和块组成的系统需要在设计的各个领域广泛使用优化,例如芯片尺寸,组件之间的分离,互连长度等。其中最重要的是互连长度,它决定了芯片内传输的总体延迟。VLSI物理设计中的路由阶段努力优化互连长度。一些研究已经并正在进行,以提高超大规模集成电路芯片的性能,通过最佳互连的各种组件。各种基于SI的算法已经证明了它们在路由优化领域的有效性。在本文中,我们提出了一种基于当前SI算法的全局路由方案:萤火虫算法(FA)和人工蜂群算法(ABC),并比较了两者的性能。与ABC相比,FA产生了更好的优化结果,尽管在计算上被证明是相当昂贵的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A swarm based global routing optimization scheme
Swarm Intelligence (SI), modelled upon the behaviours of various swarms of animals and insects such as ants, termites, bees, birds, fishes, fireflies, etc. is an emerging area in the field of optimization. SI based algorithms are proclaimed to be robust and efficient optimization tools. This fact is corroborated by a number of practical engineering problems where these algorithms give very satisfactory results. Nowadays VLSI Design has become one of the most intriguing and fervent research field for engineers. Efficient development of a system of a billion chips and blocks on a printed circuit board requires extensive use of optimization in various areas of design such as chip size, separation among components, interconnect length etc. One of the most significant among these is the interconnect wirelength, which determines the overall delay in transmission within the chip. The routing phase in the VLSI Physical Design strives to optimize the interconnect length. Several studies have been and are being conducted to improve the performance of VLSI chips by optimally interconnecting the various components. Various SI based algorithms have already proved their efficiency in this field of routing optimization. In this paper we have proposed a global routing scheme based on contemporary SI algorithms: Firefly Algorithm (FA), and Artificial Bee Colony (ABC) algorithm and have compared the performance of the two. FA produces superior optimization results in comparison to ABC although proving to be quite expensive, computationally.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信