soc中高层次能量和性能评估的一般方法

2009 22nd International Conference on VLSI Design Pub Date : 2009-01-05 DOI:10.1109/VLSI.Design.2009.25

S. Penolazzi, A. Hemani, Luca Bolognino

{"title":"soc中高层次能量和性能评估的一般方法","authors":"S. Penolazzi, A. Hemani, Luca Bolognino","doi":"10.1109/VLSI.Design.2009.25","DOIUrl":null,"url":null,"abstract":"We present a high-level methodology for efficient and accurate estimation of energy and performance in SoCs at Functional Untimed Level. We then validate the proposed method against gate level for accuracy and against TLM-PV for speed. We show that the method is within 15 % of gate-level accuracy and in average 28x faster than TLM-PV, for the benchmark applications selected.","PeriodicalId":267121,"journal":{"name":"2009 22nd International Conference on VLSI Design","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-01-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"A General Approach to High-Level Energy and Performance Estimation in SoCs\",\"authors\":\"S. Penolazzi, A. Hemani, Luca Bolognino\",\"doi\":\"10.1109/VLSI.Design.2009.25\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a high-level methodology for efficient and accurate estimation of energy and performance in SoCs at Functional Untimed Level. We then validate the proposed method against gate level for accuracy and against TLM-PV for speed. We show that the method is within 15 % of gate-level accuracy and in average 28x faster than TLM-PV, for the benchmark applications selected.\",\"PeriodicalId\":267121,\"journal\":{\"name\":\"2009 22nd International Conference on VLSI Design\",\"volume\":\"94 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-01-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 22nd International Conference on VLSI Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI.Design.2009.25\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 22nd International Conference on VLSI Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI.Design.2009.25","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

我们提出了一种高水平的方法，用于在功能非定时水平上对soc的能量和性能进行有效和准确的估计。然后，我们针对栅极电平验证了所提出的方法的准确性，并针对TLM-PV验证了该方法的速度。我们表明，对于所选的基准应用，该方法的门级精度在15%以内，平均速度比TLM-PV快28倍。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A General Approach to High-Level Energy and Performance Estimation in SoCs

We present a high-level methodology for efficient and accurate estimation of energy and performance in SoCs at Functional Untimed Level. We then validate the proposed method against gate level for accuracy and against TLM-PV for speed. We show that the method is within 15 % of gate-level accuracy and in average 28x faster than TLM-PV, for the benchmark applications selected.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2009 22nd International Conference on VLSI Design

自引率

0.00%

发文量