Toshiyuki Inoue, A. Tsuchiya, K. Kishine, Daisuke Ito, Yasuhiro Takahashi, Makoto Nakamura
{"title":"具有自适应响应和稳定运行的车载光网络突发模式TIA","authors":"Toshiyuki Inoue, A. Tsuchiya, K. Kishine, Daisuke Ito, Yasuhiro Takahashi, Makoto Nakamura","doi":"10.1109/icecs53924.2021.9665522","DOIUrl":null,"url":null,"abstract":"In-vehicle optical network systems have been studied eagerly for realizing self-driving cars. To provide a stable operation of the optical receiver in the system, we propose an appropriate-time-constant control circuit for a burst-mode transimpedance amplifier (TIA) which provides adaptive response in single-ended to differential conversion circuit in accordance with input-data patterns. We present operating principles, the design procedures, and the post-layout simulation results of the proposed circuit in 65-nm CMOS process. We verify the fast response within 4 ns and the high tolerance to consecutive identical digit length of 66 bits in the proposed circuit.","PeriodicalId":448558,"journal":{"name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","volume":"469 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-11-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A Burst-Mode TIA with Adaptive Response and Stable Operation for in-Vehicle Optical Networks\",\"authors\":\"Toshiyuki Inoue, A. Tsuchiya, K. Kishine, Daisuke Ito, Yasuhiro Takahashi, Makoto Nakamura\",\"doi\":\"10.1109/icecs53924.2021.9665522\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In-vehicle optical network systems have been studied eagerly for realizing self-driving cars. To provide a stable operation of the optical receiver in the system, we propose an appropriate-time-constant control circuit for a burst-mode transimpedance amplifier (TIA) which provides adaptive response in single-ended to differential conversion circuit in accordance with input-data patterns. We present operating principles, the design procedures, and the post-layout simulation results of the proposed circuit in 65-nm CMOS process. We verify the fast response within 4 ns and the high tolerance to consecutive identical digit length of 66 bits in the proposed circuit.\",\"PeriodicalId\":448558,\"journal\":{\"name\":\"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)\",\"volume\":\"469 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-11-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/icecs53924.2021.9665522\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icecs53924.2021.9665522","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Burst-Mode TIA with Adaptive Response and Stable Operation for in-Vehicle Optical Networks
In-vehicle optical network systems have been studied eagerly for realizing self-driving cars. To provide a stable operation of the optical receiver in the system, we propose an appropriate-time-constant control circuit for a burst-mode transimpedance amplifier (TIA) which provides adaptive response in single-ended to differential conversion circuit in accordance with input-data patterns. We present operating principles, the design procedures, and the post-layout simulation results of the proposed circuit in 65-nm CMOS process. We verify the fast response within 4 ns and the high tolerance to consecutive identical digit length of 66 bits in the proposed circuit.