核心处理器高速缓存结构的性能分析

{"title":"核心处理器高速缓存结构的性能分析","authors":"Reeya Agrawal","doi":"10.1007/978-981-16-7664-2_39","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":308986,"journal":{"name":"Control and Measurement Applications for Smart Grid","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Performance Analysis of Cache Memory Architecture for Core Processor\",\"authors\":\"Reeya Agrawal\",\"doi\":\"10.1007/978-981-16-7664-2_39\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":308986,\"journal\":{\"name\":\"Control and Measurement Applications for Smart Grid\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Control and Measurement Applications for Smart Grid\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/978-981-16-7664-2_39\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Control and Measurement Applications for Smart Grid","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-981-16-7664-2_39","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}