近阈值RF-only模数转换器

P. Gadfort, P. Franzon
{"title":"近阈值RF-only模数转换器","authors":"P. Gadfort, P. Franzon","doi":"10.1109/SUBVT.2012.6404321","DOIUrl":null,"url":null,"abstract":"This paper describes an analog-to-digital converter (ADC) capable of operating in a RF-only circuit topology. A major limitation to direct RF-powered sensors are the lack of analog circuits. The proposed architecture is comprised of a cross-coupled pair of inverters, which act as the comparator for the ADC. This setup has been simulated in IBMs 0.13 μm bulk CMOS process for a 3 bit analog-to-digital converter (ADC). At a RF supply voltage of 300 mVRMS and frequency 13.57 MHz, the ADC has a resolution of 20 mV and can resolve voltages ranging from -80 mV to 80 mV, and at a frequency of 915 MHz the ADC can resolve voltages ranging from -140 mV to 140 mV. In order to optimize the ADC operation, the sampling time has been adjusted to one-third of the evaluation time, to give the comparator enough time to complete the amplification.","PeriodicalId":383826,"journal":{"name":"2012 IEEE Subthreshold Microelectronics Conference (SubVT)","volume":"73 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Near threshold RF-only analog to digital converter\",\"authors\":\"P. Gadfort, P. Franzon\",\"doi\":\"10.1109/SUBVT.2012.6404321\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes an analog-to-digital converter (ADC) capable of operating in a RF-only circuit topology. A major limitation to direct RF-powered sensors are the lack of analog circuits. The proposed architecture is comprised of a cross-coupled pair of inverters, which act as the comparator for the ADC. This setup has been simulated in IBMs 0.13 μm bulk CMOS process for a 3 bit analog-to-digital converter (ADC). At a RF supply voltage of 300 mVRMS and frequency 13.57 MHz, the ADC has a resolution of 20 mV and can resolve voltages ranging from -80 mV to 80 mV, and at a frequency of 915 MHz the ADC can resolve voltages ranging from -140 mV to 140 mV. In order to optimize the ADC operation, the sampling time has been adjusted to one-third of the evaluation time, to give the comparator enough time to complete the amplification.\",\"PeriodicalId\":383826,\"journal\":{\"name\":\"2012 IEEE Subthreshold Microelectronics Conference (SubVT)\",\"volume\":\"73 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Subthreshold Microelectronics Conference (SubVT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SUBVT.2012.6404321\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Subthreshold Microelectronics Conference (SubVT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SUBVT.2012.6404321","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种能够在纯rf电路拓扑中工作的模数转换器(ADC)。直接射频传感器的一个主要限制是缺乏模拟电路。所提出的架构由一对交叉耦合的逆变器组成,作为ADC的比较器。该装置已在ibm 0.13 μm块体CMOS工艺中用于3位模数转换器(ADC)进行了仿真。在射频电源电压为300 mVRMS,频率为13.57 MHz时,ADC的分辨率为20 mV,可以分辨-80 mV至80 mV的电压,在频率为915 MHz时,ADC可以分辨-140 mV至140 mV的电压。为了优化ADC操作,采样时间被调整为评估时间的三分之一,以给比较器足够的时间来完成放大。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Near threshold RF-only analog to digital converter
This paper describes an analog-to-digital converter (ADC) capable of operating in a RF-only circuit topology. A major limitation to direct RF-powered sensors are the lack of analog circuits. The proposed architecture is comprised of a cross-coupled pair of inverters, which act as the comparator for the ADC. This setup has been simulated in IBMs 0.13 μm bulk CMOS process for a 3 bit analog-to-digital converter (ADC). At a RF supply voltage of 300 mVRMS and frequency 13.57 MHz, the ADC has a resolution of 20 mV and can resolve voltages ranging from -80 mV to 80 mV, and at a frequency of 915 MHz the ADC can resolve voltages ranging from -140 mV to 140 mV. In order to optimize the ADC operation, the sampling time has been adjusted to one-third of the evaluation time, to give the comparator enough time to complete the amplification.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信