纳米电子电路设计的镶嵌方法

Matteo Bollo, G. Santoro, U. Garlando, M. Zamboni
{"title":"纳米电子电路设计的镶嵌方法","authors":"Matteo Bollo, G. Santoro, U. Garlando, M. Zamboni","doi":"10.1109/DTIS.2017.7930161","DOIUrl":null,"url":null,"abstract":"In this paper we present a tool, NANOcom, specifically developed for the bottom-up design and formalization of electronic circuits with a regular, matrix-like, structure. NANOcom allows to easily describe any kind of circuits and technologies where neighboring logic elements are dynamically coupled. Logic elements and interconnections are placed on a three-dimensional grid. Each element is characterized with an RTL model that describes its logic behavior and how it communicates with neighboring elements. Starting from the grid layout and the model, NANOcom automatically creates a VHDL code describing the whole structure. NANOcom can be used to simulate both standard CMOS circuits, such as PLAs, and new emerging technologies, like NASICs (Nanoscale Application Specific Integrated Circuits), memristor-based circuits and field coupled technologies, such as Nanomagnet Logic (NML), Quantum dot Cellular Automata (QCA) and Molecular QCA.","PeriodicalId":328905,"journal":{"name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","volume":"320 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-04-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"NANOcom: A Mosaic Approach for nanoelectronic circuits design\",\"authors\":\"Matteo Bollo, G. Santoro, U. Garlando, M. Zamboni\",\"doi\":\"10.1109/DTIS.2017.7930161\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a tool, NANOcom, specifically developed for the bottom-up design and formalization of electronic circuits with a regular, matrix-like, structure. NANOcom allows to easily describe any kind of circuits and technologies where neighboring logic elements are dynamically coupled. Logic elements and interconnections are placed on a three-dimensional grid. Each element is characterized with an RTL model that describes its logic behavior and how it communicates with neighboring elements. Starting from the grid layout and the model, NANOcom automatically creates a VHDL code describing the whole structure. NANOcom can be used to simulate both standard CMOS circuits, such as PLAs, and new emerging technologies, like NASICs (Nanoscale Application Specific Integrated Circuits), memristor-based circuits and field coupled technologies, such as Nanomagnet Logic (NML), Quantum dot Cellular Automata (QCA) and Molecular QCA.\",\"PeriodicalId\":328905,\"journal\":{\"name\":\"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)\",\"volume\":\"320 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-04-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2017.7930161\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2017.7930161","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

在本文中,我们提出了一个工具,NANOcom,专门用于自下而上的设计和形式化的电子电路具有规则的,矩阵状的结构。NANOcom允许很容易地描述任何类型的电路和技术,其中相邻的逻辑元件是动态耦合的。逻辑元素和互连被放置在一个三维网格上。每个元素都有一个描述其逻辑行为以及如何与相邻元素通信的RTL模型。从网格布局和模型开始,NANOcom自动创建描述整个结构的VHDL代码。NANOcom可用于模拟标准CMOS电路,如pla,以及新兴技术,如nasic(纳米级应用专用集成电路),基于忆阻器的电路和场耦合技术,如纳米磁体逻辑(NML),量子点细胞自动机(QCA)和分子QCA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
NANOcom: A Mosaic Approach for nanoelectronic circuits design
In this paper we present a tool, NANOcom, specifically developed for the bottom-up design and formalization of electronic circuits with a regular, matrix-like, structure. NANOcom allows to easily describe any kind of circuits and technologies where neighboring logic elements are dynamically coupled. Logic elements and interconnections are placed on a three-dimensional grid. Each element is characterized with an RTL model that describes its logic behavior and how it communicates with neighboring elements. Starting from the grid layout and the model, NANOcom automatically creates a VHDL code describing the whole structure. NANOcom can be used to simulate both standard CMOS circuits, such as PLAs, and new emerging technologies, like NASICs (Nanoscale Application Specific Integrated Circuits), memristor-based circuits and field coupled technologies, such as Nanomagnet Logic (NML), Quantum dot Cellular Automata (QCA) and Molecular QCA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信