基于LEON4的抗辐射SpaceVPX系统控制器

R. Merl, Elaine Cox, Richard Dutch, P. Graham, Sam Larsen, J. Michel, D. Milby, K. Morgan, K. Tripp
{"title":"基于LEON4的抗辐射SpaceVPX系统控制器","authors":"R. Merl, Elaine Cox, Richard Dutch, P. Graham, Sam Larsen, J. Michel, D. Milby, K. Morgan, K. Tripp","doi":"10.1109/AERO47225.2020.9172445","DOIUrl":null,"url":null,"abstract":"The Advanced Processing and Communications team at Los Alamos National Laboratory has designed and manufactured a new system controller that complies with the 6U SpaceVPX (ANSI/VITA 78) specification and can function as a command- and data-handling single-board computer. The design meets the radiation hardness requirements for application in geosynchronous (GEO) and medium earth orbit (MEO), employs QMLV and Class-S components, has a conduction cooling frame, and is mechanically hardened against typical shock and vibration profiles encountered during launch. The system controller is based on the space grade GR740 quadcore LEON4 processor ASIC with a MicroChip RTG4 field programmable gate array (FPGA) to support hardware coprocessing and supply the gigabit /s serializer-deserializers (SerDes) needed for the VPX control and data planes. This module was designed to allow interoperability between OpenVPX (ANSI/VITA 65) and SpaceVPX so that lower cost hardware from the commercial world can be used during the prototyping process instead of more expensive flight like hardware. This design has 1 GByte of SDRAM with an additional ½ GByte of error detection and correction memory (EDAC). Since SDRAM is susceptible to single event functional interrupts (SEFIs), the design team used byte-wide aspect ratio memories with individual power control for recovery. This paper will discuss the performance, power consumption, and status of this design.","PeriodicalId":114560,"journal":{"name":"2020 IEEE Aerospace Conference","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"LEON4 Based Radiation-Hardened SpaceVPX System Controller\",\"authors\":\"R. Merl, Elaine Cox, Richard Dutch, P. Graham, Sam Larsen, J. Michel, D. Milby, K. Morgan, K. Tripp\",\"doi\":\"10.1109/AERO47225.2020.9172445\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Advanced Processing and Communications team at Los Alamos National Laboratory has designed and manufactured a new system controller that complies with the 6U SpaceVPX (ANSI/VITA 78) specification and can function as a command- and data-handling single-board computer. The design meets the radiation hardness requirements for application in geosynchronous (GEO) and medium earth orbit (MEO), employs QMLV and Class-S components, has a conduction cooling frame, and is mechanically hardened against typical shock and vibration profiles encountered during launch. The system controller is based on the space grade GR740 quadcore LEON4 processor ASIC with a MicroChip RTG4 field programmable gate array (FPGA) to support hardware coprocessing and supply the gigabit /s serializer-deserializers (SerDes) needed for the VPX control and data planes. This module was designed to allow interoperability between OpenVPX (ANSI/VITA 65) and SpaceVPX so that lower cost hardware from the commercial world can be used during the prototyping process instead of more expensive flight like hardware. This design has 1 GByte of SDRAM with an additional ½ GByte of error detection and correction memory (EDAC). Since SDRAM is susceptible to single event functional interrupts (SEFIs), the design team used byte-wide aspect ratio memories with individual power control for recovery. This paper will discuss the performance, power consumption, and status of this design.\",\"PeriodicalId\":114560,\"journal\":{\"name\":\"2020 IEEE Aerospace Conference\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Aerospace Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/AERO47225.2020.9172445\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Aerospace Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AERO47225.2020.9172445","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

洛斯阿拉莫斯国家实验室的高级处理和通信团队设计并制造了一种符合6U SpaceVPX (ANSI/VITA 78)规范的新型系统控制器,可以作为命令和数据处理单板计算机。该设计满足地球同步(GEO)和中地球轨道(MEO)应用的辐射硬度要求,采用QMLV和s级组件,具有传导冷却框架,并针对发射过程中遇到的典型冲击和振动剖面进行了机械硬化。系统控制器基于空间级GR740四核LEON4处理器ASIC和MicroChip RTG4现场可编程门阵列(FPGA),以支持硬件协同处理,并提供VPX控制和数据平面所需的千兆串行-反串行器(SerDes)。该模块旨在允许OpenVPX (ANSI/VITA 65)和SpaceVPX之间的互操作性,以便在原型制作过程中使用来自商业世界的低成本硬件,而不是更昂贵的飞行硬件。该设计具有1gbyte的SDRAM和额外的½GByte的错误检测和校正存储器(EDAC)。由于SDRAM容易受到单事件功能中断(sefi)的影响,设计团队使用具有单独电源控制的字节宽宽比存储器进行恢复。本文将讨论该设计的性能、功耗和现状。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
LEON4 Based Radiation-Hardened SpaceVPX System Controller
The Advanced Processing and Communications team at Los Alamos National Laboratory has designed and manufactured a new system controller that complies with the 6U SpaceVPX (ANSI/VITA 78) specification and can function as a command- and data-handling single-board computer. The design meets the radiation hardness requirements for application in geosynchronous (GEO) and medium earth orbit (MEO), employs QMLV and Class-S components, has a conduction cooling frame, and is mechanically hardened against typical shock and vibration profiles encountered during launch. The system controller is based on the space grade GR740 quadcore LEON4 processor ASIC with a MicroChip RTG4 field programmable gate array (FPGA) to support hardware coprocessing and supply the gigabit /s serializer-deserializers (SerDes) needed for the VPX control and data planes. This module was designed to allow interoperability between OpenVPX (ANSI/VITA 65) and SpaceVPX so that lower cost hardware from the commercial world can be used during the prototyping process instead of more expensive flight like hardware. This design has 1 GByte of SDRAM with an additional ½ GByte of error detection and correction memory (EDAC). Since SDRAM is susceptible to single event functional interrupts (SEFIs), the design team used byte-wide aspect ratio memories with individual power control for recovery. This paper will discuss the performance, power consumption, and status of this design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信