现实桥接故障的可测试性研究

[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems Pub Date : 1991-11-18 DOI:10.1109/DFTVS.1991.199959

M.B. Santos, J. Sousa, F. Gonçalves, J. P. Teixeira

{"title":"现实桥接故障的可测试性研究","authors":"M.B. Santos, J. Sousa, F. Gonçalves, J. P. Teixeira","doi":"10.1109/DFTVS.1991.199959","DOIUrl":null,"url":null,"abstract":"Discusses the preliminary simulation results concerning the coverage of realistic bridging faults, according to an experimental fault classification of node shorts between logic nodes. There is evidence to support that, prior to simulation, difficult to detect faults can be identified, according to their topological characteristics. This may allow the definition of manageable subsets of bridging faults, whose avoidance by layout reconfiguration may be rewarding.<<ETX>>","PeriodicalId":440536,"journal":{"name":"[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"On the testability of realistic bridging faults\",\"authors\":\"M.B. Santos, J. Sousa, F. Gonçalves, J. P. Teixeira\",\"doi\":\"10.1109/DFTVS.1991.199959\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Discusses the preliminary simulation results concerning the coverage of realistic bridging faults, according to an experimental fault classification of node shorts between logic nodes. There is evidence to support that, prior to simulation, difficult to detect faults can be identified, according to their topological characteristics. This may allow the definition of manageable subsets of bridging faults, whose avoidance by layout reconfiguration may be rewarding.<<ETX>>\",\"PeriodicalId\":440536,\"journal\":{\"name\":\"[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-11-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFTVS.1991.199959\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.1991.199959","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

根据逻辑节点间节点短路的实验故障分类，讨论了实际桥接故障覆盖的初步仿真结果。有证据支持，在进行仿真之前，可以根据其拓扑特征对难以检测的故障进行识别。这可能允许定义桥接故障的可管理子集，通过布局重新配置来避免这些子集可能是有益的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

On the testability of realistic bridging faults

Discusses the preliminary simulation results concerning the coverage of realistic bridging faults, according to an experimental fault classification of node shorts between logic nodes. There is evidence to support that, prior to simulation, difficult to detect faults can be identified, according to their topological characteristics. This may allow the definition of manageable subsets of bridging faults, whose avoidance by layout reconfiguration may be rewarding.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

[Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems

自引率

0.00%

发文量