用于宽带毫米波频率斜坡合成的80 GHz可编程分频器

M. van Delden, G. Hasenaecker, N. Pohl, K. Aufinger, T. Musch
{"title":"用于宽带毫米波频率斜坡合成的80 GHz可编程分频器","authors":"M. van Delden, G. Hasenaecker, N. Pohl, K. Aufinger, T. Musch","doi":"10.1109/RFIT.2015.7377927","DOIUrl":null,"url":null,"abstract":"A programmable frequency divider operating at input frequencies from DC to 80 GHz for the use in fractional-N synthesizers is presented. The division factor can be set to all integer values between 12 and 259 and is applied by an 8 bit parallel interface for fast modulation. The remarkably high input frequency in combination with the programmability is achieved by a dual-modulus concept and differential emitter-coupled logic with a consequent merging of logic gates into flip-flops. Among this, a reset function has been implemented to synchronize multiple synthesizers. The frequency divider has been realized in a SiGe BiCMOS technology (fr/fmax=250/360 GHz). The divider works at a supply voltage of 3.3 V with a power consumption of less than 390 mW.","PeriodicalId":422369,"journal":{"name":"2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"An 80 GHz programmable frequency divider for wideband mm-Wave frequency ramp synthesis\",\"authors\":\"M. van Delden, G. Hasenaecker, N. Pohl, K. Aufinger, T. Musch\",\"doi\":\"10.1109/RFIT.2015.7377927\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A programmable frequency divider operating at input frequencies from DC to 80 GHz for the use in fractional-N synthesizers is presented. The division factor can be set to all integer values between 12 and 259 and is applied by an 8 bit parallel interface for fast modulation. The remarkably high input frequency in combination with the programmability is achieved by a dual-modulus concept and differential emitter-coupled logic with a consequent merging of logic gates into flip-flops. Among this, a reset function has been implemented to synchronize multiple synthesizers. The frequency divider has been realized in a SiGe BiCMOS technology (fr/fmax=250/360 GHz). The divider works at a supply voltage of 3.3 V with a power consumption of less than 390 mW.\",\"PeriodicalId\":422369,\"journal\":{\"name\":\"2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIT.2015.7377927\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIT.2015.7377927","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

介绍了一种用于分数n合成器的可编程分频器,其工作频率从直流到80ghz。除因数可设为12至259之间的所有整数值,并由8位并行接口应用,以实现快速调制。通过双模概念和差分发射器耦合逻辑以及随后的逻辑门合并到触发器中,实现了显著的高输入频率和可编程性。其中,复位功能已实现同步多个合成器。分频器采用SiGe BiCMOS技术(fr/fmax=250/360 GHz)实现。分压器工作在3.3 V的电源电压下,功耗小于390 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An 80 GHz programmable frequency divider for wideband mm-Wave frequency ramp synthesis
A programmable frequency divider operating at input frequencies from DC to 80 GHz for the use in fractional-N synthesizers is presented. The division factor can be set to all integer values between 12 and 259 and is applied by an 8 bit parallel interface for fast modulation. The remarkably high input frequency in combination with the programmability is achieved by a dual-modulus concept and differential emitter-coupled logic with a consequent merging of logic gates into flip-flops. Among this, a reset function has been implemented to synchronize multiple synthesizers. The frequency divider has been realized in a SiGe BiCMOS technology (fr/fmax=250/360 GHz). The divider works at a supply voltage of 3.3 V with a power consumption of less than 390 mW.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信