C. Stănescu, C. Dinca, A. Veselu, R. Cojan, Andrei Sevcenco, Victor Bricicaru, Adrian Croitoru
{"title":"双低电压斩波偏置稳定运算放大器","authors":"C. Stănescu, C. Dinca, A. Veselu, R. Cojan, Andrei Sevcenco, Victor Bricicaru, Adrian Croitoru","doi":"10.1109/CAS52836.2021.9604191","DOIUrl":null,"url":null,"abstract":"The paper presents a dual low voltage chopper offset-stabilized operational amplifier with symmetrical RC notch filters, having a 1.6-5.5 V supply range, and being fabricated in a 0.25 µm CMOS process. The chopping frequency is 100 kHz. A new constant-gm technique is implemented within the input stage of main amp, improving most electrical performances. The amplifier has a typical offset voltage of 1 µV, a minimum PSRR of 128 dB, a minimum CMRR of 120 dB, a noise PSD of 42 nV/√Hz, 1.5 MHz unity gain bandwidth, and THD + noise of 0.001 % at 1 kHz, while consuming 70 µA per channel.","PeriodicalId":281480,"journal":{"name":"2021 International Semiconductor Conference (CAS)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Dual Low Voltage Chopper Offset-Stabilized Operational Amplifier\",\"authors\":\"C. Stănescu, C. Dinca, A. Veselu, R. Cojan, Andrei Sevcenco, Victor Bricicaru, Adrian Croitoru\",\"doi\":\"10.1109/CAS52836.2021.9604191\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents a dual low voltage chopper offset-stabilized operational amplifier with symmetrical RC notch filters, having a 1.6-5.5 V supply range, and being fabricated in a 0.25 µm CMOS process. The chopping frequency is 100 kHz. A new constant-gm technique is implemented within the input stage of main amp, improving most electrical performances. The amplifier has a typical offset voltage of 1 µV, a minimum PSRR of 128 dB, a minimum CMRR of 120 dB, a noise PSD of 42 nV/√Hz, 1.5 MHz unity gain bandwidth, and THD + noise of 0.001 % at 1 kHz, while consuming 70 µA per channel.\",\"PeriodicalId\":281480,\"journal\":{\"name\":\"2021 International Semiconductor Conference (CAS)\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 International Semiconductor Conference (CAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CAS52836.2021.9604191\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Semiconductor Conference (CAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CAS52836.2021.9604191","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Dual Low Voltage Chopper Offset-Stabilized Operational Amplifier
The paper presents a dual low voltage chopper offset-stabilized operational amplifier with symmetrical RC notch filters, having a 1.6-5.5 V supply range, and being fabricated in a 0.25 µm CMOS process. The chopping frequency is 100 kHz. A new constant-gm technique is implemented within the input stage of main amp, improving most electrical performances. The amplifier has a typical offset voltage of 1 µV, a minimum PSRR of 128 dB, a minimum CMRR of 120 dB, a noise PSD of 42 nV/√Hz, 1.5 MHz unity gain bandwidth, and THD + noise of 0.001 % at 1 kHz, while consuming 70 µA per channel.