具有多千兆接收器和慢反馈通道的集成电路特性的同步概念

2015 German Microwave Conference Pub Date : 2015-05-14 DOI:10.1109/GEMIC.2015.7107799

Martin Schmidt, Jianxiong Zhang, Thomas Fohn, M. Grozing, M. Berroth

{"title":"具有多千兆接收器和慢反馈通道的集成电路特性的同步概念","authors":"Martin Schmidt, Jianxiong Zhang, Thomas Fohn, M. Grozing, M. Berroth","doi":"10.1109/GEMIC.2015.7107799","DOIUrl":null,"url":null,"abstract":"This paper presents an off-line synchronization concept for the characterization of integrated circuits with receivers operating in the Gb/s range. The concept relies on the use of a programmable FPGA board with fast transmitters, a configurable delay board and an undersampling test register at the receiver side.","PeriodicalId":229585,"journal":{"name":"2015 German Microwave Conference","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Synchronization concept for the characterization of integrated circuits with multi-gigabit receivers and a slow feedback channel\",\"authors\":\"Martin Schmidt, Jianxiong Zhang, Thomas Fohn, M. Grozing, M. Berroth\",\"doi\":\"10.1109/GEMIC.2015.7107799\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an off-line synchronization concept for the characterization of integrated circuits with receivers operating in the Gb/s range. The concept relies on the use of a programmable FPGA board with fast transmitters, a configurable delay board and an undersampling test register at the receiver side.\",\"PeriodicalId\":229585,\"journal\":{\"name\":\"2015 German Microwave Conference\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-05-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 German Microwave Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GEMIC.2015.7107799\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 German Microwave Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GEMIC.2015.7107799","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文提出了一种离线同步的概念，用于在Gb/s范围内工作的集成电路的特性。该概念依赖于使用可编程FPGA板，具有快速发射器，可配置延迟板和接收器侧的欠采样测试寄存器。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Synchronization concept for the characterization of integrated circuits with multi-gigabit receivers and a slow feedback channel

This paper presents an off-line synchronization concept for the characterization of integrated circuits with receivers operating in the Gb/s range. The concept relies on the use of a programmable FPGA board with fast transmitters, a configurable delay board and an undersampling test register at the receiver side.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2015 German Microwave Conference

自引率

0.00%

发文量