E. Santana, Raimundo C. S. Freire, Ana Isabela Araújo Cunha
{"title":"用于CNN突触的CMOS模拟四象限乘法器","authors":"E. Santana, Raimundo C. S. Freire, Ana Isabela Araújo Cunha","doi":"10.1109/ICCDCS.2012.6188904","DOIUrl":null,"url":null,"abstract":"This work presents a new architecture of analog four-quadrant multiplier in CMOS technology based on the behavior of MOSFET in the linear region from weak to strong inversion. The proposed multiplier has voltage and current inputs and a current output, thus being adequate for the implementation of compact synapses in analog Cellular Neural Network (CNN). Simulation results exhibit low power consumption and low distortion.","PeriodicalId":125743,"journal":{"name":"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)","volume":"102 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A CMOS analog four-quadrant multiplier for CNN synapses\",\"authors\":\"E. Santana, Raimundo C. S. Freire, Ana Isabela Araújo Cunha\",\"doi\":\"10.1109/ICCDCS.2012.6188904\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a new architecture of analog four-quadrant multiplier in CMOS technology based on the behavior of MOSFET in the linear region from weak to strong inversion. The proposed multiplier has voltage and current inputs and a current output, thus being adequate for the implementation of compact synapses in analog Cellular Neural Network (CNN). Simulation results exhibit low power consumption and low distortion.\",\"PeriodicalId\":125743,\"journal\":{\"name\":\"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)\",\"volume\":\"102 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCDCS.2012.6188904\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCDCS.2012.6188904","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A CMOS analog four-quadrant multiplier for CNN synapses
This work presents a new architecture of analog four-quadrant multiplier in CMOS technology based on the behavior of MOSFET in the linear region from weak to strong inversion. The proposed multiplier has voltage and current inputs and a current output, thus being adequate for the implementation of compact synapses in analog Cellular Neural Network (CNN). Simulation results exhibit low power consumption and low distortion.