高q变宽变间距、平面和三维堆叠螺旋电感的设计与建模

R. Manikandan, V. Vanukuru, A. Chakravorty, B. Amrutur
{"title":"高q变宽变间距、平面和三维堆叠螺旋电感的设计与建模","authors":"R. Manikandan, V. Vanukuru, A. Chakravorty, B. Amrutur","doi":"10.1109/ISVDAT.2014.6881053","DOIUrl":null,"url":null,"abstract":"Layout optimized planar spiral inductors using variable width (W) and spacing (S) across their turns are known to exhibit higher quality factors (Q). In this paper, we explore the performance improvement of 3-dimensional, series-stacked, parallel-stacked, single ended, and symmetric inductor configurations with variable W&S across their turns. Parameterized cells for the aforementioned complex variable W&S inductor structures are developed in cadence using SKILL scripts for automatic generation of optimized inductor layouts with improved quality factors. The analyzed standard (constant W&S) and layout optimized (variable W&S) inductors are fabricated in a 0.18 μm silicon on insulator process. Measurement results show more than 20% improvement in quality factor for the 3-D stacked variable W&S inductor topologies. Furthermore, an accurate, scalable, and broadband compact inductor model was developed and is shown to capture the improved Q characteristics across the analyzed inductor topologies. A complementary LC-tank voltage controlled oscillator with layout optimized inductors, operating over 2.4-2.5 GHz frequency range was simulated using these developed compact models and is shown to exhibit an improved phase noise characteristics with better figure of merit.","PeriodicalId":217280,"journal":{"name":"18th International Symposium on VLSI Design and Test","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Design and modeling of high-Q variable width and spacing, planar and 3-D stacked spiral inductors\",\"authors\":\"R. Manikandan, V. Vanukuru, A. Chakravorty, B. Amrutur\",\"doi\":\"10.1109/ISVDAT.2014.6881053\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Layout optimized planar spiral inductors using variable width (W) and spacing (S) across their turns are known to exhibit higher quality factors (Q). In this paper, we explore the performance improvement of 3-dimensional, series-stacked, parallel-stacked, single ended, and symmetric inductor configurations with variable W&S across their turns. Parameterized cells for the aforementioned complex variable W&S inductor structures are developed in cadence using SKILL scripts for automatic generation of optimized inductor layouts with improved quality factors. The analyzed standard (constant W&S) and layout optimized (variable W&S) inductors are fabricated in a 0.18 μm silicon on insulator process. Measurement results show more than 20% improvement in quality factor for the 3-D stacked variable W&S inductor topologies. Furthermore, an accurate, scalable, and broadband compact inductor model was developed and is shown to capture the improved Q characteristics across the analyzed inductor topologies. A complementary LC-tank voltage controlled oscillator with layout optimized inductors, operating over 2.4-2.5 GHz frequency range was simulated using these developed compact models and is shown to exhibit an improved phase noise characteristics with better figure of merit.\",\"PeriodicalId\":217280,\"journal\":{\"name\":\"18th International Symposium on VLSI Design and Test\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-07-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"18th International Symposium on VLSI Design and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVDAT.2014.6881053\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"18th International Symposium on VLSI Design and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2014.6881053","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

利用可变宽度(W)和间隔(S)优化平面螺旋电感的布局,已知具有更高的质量因子(Q)。在本文中,我们探索了三维、串联堆叠、平行堆叠、单端和对称电感配置的性能改进,这些配置具有可变的W&S。上述复杂变量W&S电感结构的参数化单元是使用SKILL脚本有节奏地开发的,用于自动生成具有改进质量因子的优化电感布局。所分析的标准电感(恒定W&S)和布局优化电感(可变W&S)采用0.18 μm硅绝缘子工艺制作。测量结果表明,三维叠置可变W&S电感拓扑结构的质量因子提高了20%以上。此外,开发了一个精确的,可扩展的,宽带紧凑型电感模型,并显示出在分析的电感拓扑中捕获改进的Q特性。使用这些开发的紧凑型模型对具有布局优化电感的互补LC-tank压控振荡器进行了仿真,该振荡器工作在2.4-2.5 GHz频率范围内,并显示出改善的相位噪声特性和更好的品质系数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design and modeling of high-Q variable width and spacing, planar and 3-D stacked spiral inductors
Layout optimized planar spiral inductors using variable width (W) and spacing (S) across their turns are known to exhibit higher quality factors (Q). In this paper, we explore the performance improvement of 3-dimensional, series-stacked, parallel-stacked, single ended, and symmetric inductor configurations with variable W&S across their turns. Parameterized cells for the aforementioned complex variable W&S inductor structures are developed in cadence using SKILL scripts for automatic generation of optimized inductor layouts with improved quality factors. The analyzed standard (constant W&S) and layout optimized (variable W&S) inductors are fabricated in a 0.18 μm silicon on insulator process. Measurement results show more than 20% improvement in quality factor for the 3-D stacked variable W&S inductor topologies. Furthermore, an accurate, scalable, and broadband compact inductor model was developed and is shown to capture the improved Q characteristics across the analyzed inductor topologies. A complementary LC-tank voltage controlled oscillator with layout optimized inductors, operating over 2.4-2.5 GHz frequency range was simulated using these developed compact models and is shown to exhibit an improved phase noise characteristics with better figure of merit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信