先进信息技术中微电子系统复杂布局对象的几何模型

2017 XX IEEE International Conference on Soft Computing and Measurements (SCM) Pub Date : 2017-05-01 DOI:10.1109/SCM.2017.7970518

S. Mironov, A. O. Monko

{"title":"先进信息技术中微电子系统复杂布局对象的几何模型","authors":"S. Mironov, A. O. Monko","doi":"10.1109/SCM.2017.7970518","DOIUrl":null,"url":null,"abstract":"The work is devoted to the improvement of methods for designing the LSI layout in conditions of design rules uncertainty using layout compaction algorithms based on the virtual coordinate grid. The result is a layout model of the transistor and its geometric description that reduces the complexity of layout compaction algorithms based on a virtual coordinate grid.","PeriodicalId":315574,"journal":{"name":"2017 XX IEEE International Conference on Soft Computing and Measurements (SCM)","volume":"126 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Geometric models of complex layout objects of microelectronic systems in advanced information technologies\",\"authors\":\"S. Mironov, A. O. Monko\",\"doi\":\"10.1109/SCM.2017.7970518\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The work is devoted to the improvement of methods for designing the LSI layout in conditions of design rules uncertainty using layout compaction algorithms based on the virtual coordinate grid. The result is a layout model of the transistor and its geometric description that reduces the complexity of layout compaction algorithms based on a virtual coordinate grid.\",\"PeriodicalId\":315574,\"journal\":{\"name\":\"2017 XX IEEE International Conference on Soft Computing and Measurements (SCM)\",\"volume\":\"126 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 XX IEEE International Conference on Soft Computing and Measurements (SCM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SCM.2017.7970518\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 XX IEEE International Conference on Soft Computing and Measurements (SCM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SCM.2017.7970518","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

研究了基于虚拟坐标网格的布局压缩算法在设计规则不确定条件下的LSI布局设计方法的改进。其结果是晶体管的布局模型及其几何描述，减少了基于虚拟坐标网格的布局压缩算法的复杂性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Geometric models of complex layout objects of microelectronic systems in advanced information technologies

The work is devoted to the improvement of methods for designing the LSI layout in conditions of design rules uncertainty using layout compaction algorithms based on the virtual coordinate grid. The result is a layout model of the transistor and its geometric description that reduces the complexity of layout compaction algorithms based on a virtual coordinate grid.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 XX IEEE International Conference on Soft Computing and Measurements (SCM)

自引率

0.00%

发文量