一个非常高速,高分辨率的动态电流比较器

Abdel Rahman M. Dawood, F. Farag
{"title":"一个非常高速,高分辨率的动态电流比较器","authors":"Abdel Rahman M. Dawood, F. Farag","doi":"10.1109/JAC-ECC54461.2021.9691448","DOIUrl":null,"url":null,"abstract":"Using 180 nm CMOS technology, this research is suggested a new idea for designing a low voltage dynamic current comparator. The proposed circuit utilizes a standard CMOS inverter. As a result, the proposed circuit is better suited to high-speed and low-power Analog to Digital Converter (ADC) applications. In metastable mode, the input and output of the CMOS inverter are shorted, and then comparison mode is used to determine the ultimate choice based on the input current. The new comparator with positive feedback has the best low-voltage behavior, allowing for a short delay time while reducing offset current and power waste. The suggested circuit has a frequency of 1GHz and a precision of 1 pA.","PeriodicalId":354908,"journal":{"name":"2021 9th International Japan-Africa Conference on Electronics, Communications, and Computations (JAC-ECC)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Very High Speed, High Resolution Dynamic Current Comparator\",\"authors\":\"Abdel Rahman M. Dawood, F. Farag\",\"doi\":\"10.1109/JAC-ECC54461.2021.9691448\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Using 180 nm CMOS technology, this research is suggested a new idea for designing a low voltage dynamic current comparator. The proposed circuit utilizes a standard CMOS inverter. As a result, the proposed circuit is better suited to high-speed and low-power Analog to Digital Converter (ADC) applications. In metastable mode, the input and output of the CMOS inverter are shorted, and then comparison mode is used to determine the ultimate choice based on the input current. The new comparator with positive feedback has the best low-voltage behavior, allowing for a short delay time while reducing offset current and power waste. The suggested circuit has a frequency of 1GHz and a precision of 1 pA.\",\"PeriodicalId\":354908,\"journal\":{\"name\":\"2021 9th International Japan-Africa Conference on Electronics, Communications, and Computations (JAC-ECC)\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 9th International Japan-Africa Conference on Electronics, Communications, and Computations (JAC-ECC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/JAC-ECC54461.2021.9691448\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 9th International Japan-Africa Conference on Electronics, Communications, and Computations (JAC-ECC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/JAC-ECC54461.2021.9691448","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本研究采用180nm CMOS技术,为低压动态电流比较器的设计提供了新的思路。所提出的电路采用标准的CMOS逆变器。因此,该电路更适合于高速、低功耗的模数转换器(ADC)应用。在亚稳模式下,CMOS逆变器的输入输出均短路,然后根据输入电流采用比较模式确定最终选择。具有正反馈的新型比较器具有最佳的低压性能,允许较短的延迟时间,同时减少失调电流和功率浪费。建议的电路频率为1GHz,精度为1pa。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Very High Speed, High Resolution Dynamic Current Comparator
Using 180 nm CMOS technology, this research is suggested a new idea for designing a low voltage dynamic current comparator. The proposed circuit utilizes a standard CMOS inverter. As a result, the proposed circuit is better suited to high-speed and low-power Analog to Digital Converter (ADC) applications. In metastable mode, the input and output of the CMOS inverter are shorted, and then comparison mode is used to determine the ultimate choice based on the input current. The new comparator with positive feedback has the best low-voltage behavior, allowing for a short delay time while reducing offset current and power waste. The suggested circuit has a frequency of 1GHz and a precision of 1 pA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信