{"title":"电路板寄生集成在PCB验证过程中","authors":"W. Wessel, B. Hoppe","doi":"10.1109/ISSC.2017.7983643","DOIUrl":null,"url":null,"abstract":"In this paper we investigate computer based methods for parasitic extraction in printed circuit board designs. We developed an automated flow for annotating functional designs without affecting design integrity.","PeriodicalId":170320,"journal":{"name":"2017 28th Irish Signals and Systems Conference (ISSC)","volume":"92 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Board parasitic integration in the PCB verification process\",\"authors\":\"W. Wessel, B. Hoppe\",\"doi\":\"10.1109/ISSC.2017.7983643\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we investigate computer based methods for parasitic extraction in printed circuit board designs. We developed an automated flow for annotating functional designs without affecting design integrity.\",\"PeriodicalId\":170320,\"journal\":{\"name\":\"2017 28th Irish Signals and Systems Conference (ISSC)\",\"volume\":\"92 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 28th Irish Signals and Systems Conference (ISSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSC.2017.7983643\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 28th Irish Signals and Systems Conference (ISSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSC.2017.7983643","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Board parasitic integration in the PCB verification process
In this paper we investigate computer based methods for parasitic extraction in printed circuit board designs. We developed an automated flow for annotating functional designs without affecting design integrity.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
