Hardware reduction in concurrent error detection checkers in linear analog circuits using continuous checksums

An algorithm proposed by Yingquan Zhou et al. (1995) for effectively reducing hardware overhead of the checking circuitry in the continuous checksums based concurrent error detection (CED) scheme in linear analog circuits is discussed. Without changing the original circuit, the algorithm generates such an appropriate coding matrix that makes the resulting checking circuitry have optimal hardware overhead.