Mutanizam Abdul Mubin, A. Marzuki, M. T. Mustaffa, M. F. Ain, T. Zulkifli
{"title":"低功耗0.18 μm CMOS MedRadio频段LNA的设计与仿真","authors":"Mutanizam Abdul Mubin, A. Marzuki, M. T. Mustaffa, M. F. Ain, T. Zulkifli","doi":"10.1109/PRIMEASIA.2017.8280377","DOIUrl":null,"url":null,"abstract":"This paper presents the design and simulation of a low-power MedRadio band low noise amplifier (LNA) using standard 0.18 μm CMOS process. This LNA utilizes current reuse and active shunt feedback circuit techniques to achieve (on simulation) very low power operation with gain of more than 18 dB, noise figure of less than 5 dB, and input return loss of more than 10 dB between 401 MHz to 406 MHz MedRadio band. Total power consumption of this LNA is just under 0.6 mW where approximately 0.1 mW is due to the active shunt feedback network. The design and simulation were done in Cadence IC5 with Silterra's 0.18 μm CMOS technology.","PeriodicalId":335218,"journal":{"name":"2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)","volume":"36 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design and simulation of a low-power 0.18 μm CMOS MedRadio band LNA\",\"authors\":\"Mutanizam Abdul Mubin, A. Marzuki, M. T. Mustaffa, M. F. Ain, T. Zulkifli\",\"doi\":\"10.1109/PRIMEASIA.2017.8280377\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and simulation of a low-power MedRadio band low noise amplifier (LNA) using standard 0.18 μm CMOS process. This LNA utilizes current reuse and active shunt feedback circuit techniques to achieve (on simulation) very low power operation with gain of more than 18 dB, noise figure of less than 5 dB, and input return loss of more than 10 dB between 401 MHz to 406 MHz MedRadio band. Total power consumption of this LNA is just under 0.6 mW where approximately 0.1 mW is due to the active shunt feedback network. The design and simulation were done in Cadence IC5 with Silterra's 0.18 μm CMOS technology.\",\"PeriodicalId\":335218,\"journal\":{\"name\":\"2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)\",\"volume\":\"36 3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PRIMEASIA.2017.8280377\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PRIMEASIA.2017.8280377","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design and simulation of a low-power 0.18 μm CMOS MedRadio band LNA
This paper presents the design and simulation of a low-power MedRadio band low noise amplifier (LNA) using standard 0.18 μm CMOS process. This LNA utilizes current reuse and active shunt feedback circuit techniques to achieve (on simulation) very low power operation with gain of more than 18 dB, noise figure of less than 5 dB, and input return loss of more than 10 dB between 401 MHz to 406 MHz MedRadio band. Total power consumption of this LNA is just under 0.6 mW where approximately 0.1 mW is due to the active shunt feedback network. The design and simulation were done in Cadence IC5 with Silterra's 0.18 μm CMOS technology.