M. Hromalik, Kevin Burkey, T. Burns, Brian Lin, K. Shanks, P. Purohit, Hugh Philipps, M. Tate, S. Gruner
{"title":"低噪音,低功耗,事件驱动读出计数像素阵列探测器","authors":"M. Hromalik, Kevin Burkey, T. Burns, Brian Lin, K. Shanks, P. Purohit, Hugh Philipps, M. Tate, S. Gruner","doi":"10.1109/IWASI.2019.8791417","DOIUrl":null,"url":null,"abstract":"This article describes a highly parallel event driven interface between a Pixel Array Detector (PAD) and its processing electronics. The method used was originally developed for the Field Programmable Gate Array (FPGA) X-ray Pixel Array detector to allow for real-time processing of X-ray image data on its processing FPGA. This interface potentially allows for entirely asynchronous data transfer off the detector at rates exceeding 110Gbps and operates without the need for a constantly running clock. It thus presents a potential a low-power, low-noise interface option for 10-bit data transfer from photon-counting detectors at frame rates greater than 1MHz with no input dead time. This interface has been successfully tested on 64 independent 16-pixel channels at a transfer frequency of 294MHz achieving maximum data transfer rates of 16.7 Gbps.","PeriodicalId":330672,"journal":{"name":"2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces (IWASI)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Low-noise, low-power, event-driven read-out of counting Pixel Array Detectors\",\"authors\":\"M. Hromalik, Kevin Burkey, T. Burns, Brian Lin, K. Shanks, P. Purohit, Hugh Philipps, M. Tate, S. Gruner\",\"doi\":\"10.1109/IWASI.2019.8791417\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article describes a highly parallel event driven interface between a Pixel Array Detector (PAD) and its processing electronics. The method used was originally developed for the Field Programmable Gate Array (FPGA) X-ray Pixel Array detector to allow for real-time processing of X-ray image data on its processing FPGA. This interface potentially allows for entirely asynchronous data transfer off the detector at rates exceeding 110Gbps and operates without the need for a constantly running clock. It thus presents a potential a low-power, low-noise interface option for 10-bit data transfer from photon-counting detectors at frame rates greater than 1MHz with no input dead time. This interface has been successfully tested on 64 independent 16-pixel channels at a transfer frequency of 294MHz achieving maximum data transfer rates of 16.7 Gbps.\",\"PeriodicalId\":330672,\"journal\":{\"name\":\"2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces (IWASI)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces (IWASI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWASI.2019.8791417\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces (IWASI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWASI.2019.8791417","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Low-noise, low-power, event-driven read-out of counting Pixel Array Detectors
This article describes a highly parallel event driven interface between a Pixel Array Detector (PAD) and its processing electronics. The method used was originally developed for the Field Programmable Gate Array (FPGA) X-ray Pixel Array detector to allow for real-time processing of X-ray image data on its processing FPGA. This interface potentially allows for entirely asynchronous data transfer off the detector at rates exceeding 110Gbps and operates without the need for a constantly running clock. It thus presents a potential a low-power, low-noise interface option for 10-bit data transfer from photon-counting detectors at frame rates greater than 1MHz with no input dead time. This interface has been successfully tested on 64 independent 16-pixel channels at a transfer frequency of 294MHz achieving maximum data transfer rates of 16.7 Gbps.