M. Borghi, M. Mancinelli, J. Fédéli, Lorenzo Pavesi
{"title":"基于耦合谐振器序列的制造误差估计的片上测试结构","authors":"M. Borghi, M. Mancinelli, J. Fédéli, Lorenzo Pavesi","doi":"10.1109/GROUP4.2015.7305990","DOIUrl":null,"url":null,"abstract":"We report on the realization of an on chip test structure which quantifies the degree of fabrication error of a photolithographic process. The device is based on a sequence of coupled resonators and allows performing a direct on chip test measurement.","PeriodicalId":244331,"journal":{"name":"2015 IEEE 12th International Conference on Group IV Photonics (GFP)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"On chip test structure for fabrication error estimation based on a sequence of coupled resonators\",\"authors\":\"M. Borghi, M. Mancinelli, J. Fédéli, Lorenzo Pavesi\",\"doi\":\"10.1109/GROUP4.2015.7305990\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report on the realization of an on chip test structure which quantifies the degree of fabrication error of a photolithographic process. The device is based on a sequence of coupled resonators and allows performing a direct on chip test measurement.\",\"PeriodicalId\":244331,\"journal\":{\"name\":\"2015 IEEE 12th International Conference on Group IV Photonics (GFP)\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE 12th International Conference on Group IV Photonics (GFP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GROUP4.2015.7305990\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 12th International Conference on Group IV Photonics (GFP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GROUP4.2015.7305990","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
On chip test structure for fabrication error estimation based on a sequence of coupled resonators
We report on the realization of an on chip test structure which quantifies the degree of fabrication error of a photolithographic process. The device is based on a sequence of coupled resonators and allows performing a direct on chip test measurement.