标准CMOS技术的浮栅MOSFET编程电路

O. Hernandez-Garnica, F. Gómez-Castañeda, J. Moreno-Cadenas, L. M. Flores-Nava
{"title":"标准CMOS技术的浮栅MOSFET编程电路","authors":"O. Hernandez-Garnica, F. Gómez-Castañeda, J. Moreno-Cadenas, L. M. Flores-Nava","doi":"10.1109/ICEEE.2013.6676064","DOIUrl":null,"url":null,"abstract":"In this work, we describe the low-complexity analog pulsed circuits for programming the electrical charge of floating gate p-channel transistors. These circuits control the injection current into the floating gate. The principle supporting the expected good resolution in this system comes from observing two operating cycles. In the first cycle, a constant injection current is applied then, in the second cycle, the resulting drain current is compared with a target current keeping the floating gate transistor inside the working analog circuit, where it belongs to. Both cycles, which are periodic and interleaved are valid until the target current is reached, event detected by a current comparator. This strategy seems to have no appreciable programming error. For the simulation results, it is introduced an injection current model supporting the technology used in this programming circuit namely, 0.5-micron, n-well, CMOS, whose electrical parameters were contained in the Mentor IC Nanometer Suite.","PeriodicalId":226547,"journal":{"name":"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","volume":"98 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Floating gate MOSFET programming circuit for standard CMOS technology\",\"authors\":\"O. Hernandez-Garnica, F. Gómez-Castañeda, J. Moreno-Cadenas, L. M. Flores-Nava\",\"doi\":\"10.1109/ICEEE.2013.6676064\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, we describe the low-complexity analog pulsed circuits for programming the electrical charge of floating gate p-channel transistors. These circuits control the injection current into the floating gate. The principle supporting the expected good resolution in this system comes from observing two operating cycles. In the first cycle, a constant injection current is applied then, in the second cycle, the resulting drain current is compared with a target current keeping the floating gate transistor inside the working analog circuit, where it belongs to. Both cycles, which are periodic and interleaved are valid until the target current is reached, event detected by a current comparator. This strategy seems to have no appreciable programming error. For the simulation results, it is introduced an injection current model supporting the technology used in this programming circuit namely, 0.5-micron, n-well, CMOS, whose electrical parameters were contained in the Mentor IC Nanometer Suite.\",\"PeriodicalId\":226547,\"journal\":{\"name\":\"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)\",\"volume\":\"98 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEEE.2013.6676064\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEEE.2013.6676064","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在这项工作中,我们描述了用于编程浮栅p沟道晶体管电荷的低复杂度模拟脉冲电路。这些电路控制注入浮栅的电流。支持该系统预期良好分辨率的原理来自于观察两个工作周期。在第一个周期中,施加恒定的注入电流,然后在第二个周期中,将产生的漏极电流与保持浮栅晶体管在工作模拟电路中的目标电流进行比较,这是它所属的位置。这两个周期都是周期性和交错的,在达到目标电流之前都是有效的,这是电流比较器检测到的事件。这种策略似乎没有明显的编程错误。针对仿真结果,介绍了一种支持编程电路所用技术的注入电流模型,即0.5微米n阱CMOS,其电学参数包含在Mentor IC纳米套件中。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Floating gate MOSFET programming circuit for standard CMOS technology
In this work, we describe the low-complexity analog pulsed circuits for programming the electrical charge of floating gate p-channel transistors. These circuits control the injection current into the floating gate. The principle supporting the expected good resolution in this system comes from observing two operating cycles. In the first cycle, a constant injection current is applied then, in the second cycle, the resulting drain current is compared with a target current keeping the floating gate transistor inside the working analog circuit, where it belongs to. Both cycles, which are periodic and interleaved are valid until the target current is reached, event detected by a current comparator. This strategy seems to have no appreciable programming error. For the simulation results, it is introduced an injection current model supporting the technology used in this programming circuit namely, 0.5-micron, n-well, CMOS, whose electrical parameters were contained in the Mentor IC Nanometer Suite.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信