O. Hernandez-Garnica, F. Gómez-Castañeda, J. Moreno-Cadenas, L. M. Flores-Nava
{"title":"标准CMOS技术的浮栅MOSFET编程电路","authors":"O. Hernandez-Garnica, F. Gómez-Castañeda, J. Moreno-Cadenas, L. M. Flores-Nava","doi":"10.1109/ICEEE.2013.6676064","DOIUrl":null,"url":null,"abstract":"In this work, we describe the low-complexity analog pulsed circuits for programming the electrical charge of floating gate p-channel transistors. These circuits control the injection current into the floating gate. The principle supporting the expected good resolution in this system comes from observing two operating cycles. In the first cycle, a constant injection current is applied then, in the second cycle, the resulting drain current is compared with a target current keeping the floating gate transistor inside the working analog circuit, where it belongs to. Both cycles, which are periodic and interleaved are valid until the target current is reached, event detected by a current comparator. This strategy seems to have no appreciable programming error. For the simulation results, it is introduced an injection current model supporting the technology used in this programming circuit namely, 0.5-micron, n-well, CMOS, whose electrical parameters were contained in the Mentor IC Nanometer Suite.","PeriodicalId":226547,"journal":{"name":"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","volume":"98 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Floating gate MOSFET programming circuit for standard CMOS technology\",\"authors\":\"O. Hernandez-Garnica, F. Gómez-Castañeda, J. Moreno-Cadenas, L. M. Flores-Nava\",\"doi\":\"10.1109/ICEEE.2013.6676064\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, we describe the low-complexity analog pulsed circuits for programming the electrical charge of floating gate p-channel transistors. These circuits control the injection current into the floating gate. The principle supporting the expected good resolution in this system comes from observing two operating cycles. In the first cycle, a constant injection current is applied then, in the second cycle, the resulting drain current is compared with a target current keeping the floating gate transistor inside the working analog circuit, where it belongs to. Both cycles, which are periodic and interleaved are valid until the target current is reached, event detected by a current comparator. This strategy seems to have no appreciable programming error. For the simulation results, it is introduced an injection current model supporting the technology used in this programming circuit namely, 0.5-micron, n-well, CMOS, whose electrical parameters were contained in the Mentor IC Nanometer Suite.\",\"PeriodicalId\":226547,\"journal\":{\"name\":\"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)\",\"volume\":\"98 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEEE.2013.6676064\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEEE.2013.6676064","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Floating gate MOSFET programming circuit for standard CMOS technology
In this work, we describe the low-complexity analog pulsed circuits for programming the electrical charge of floating gate p-channel transistors. These circuits control the injection current into the floating gate. The principle supporting the expected good resolution in this system comes from observing two operating cycles. In the first cycle, a constant injection current is applied then, in the second cycle, the resulting drain current is compared with a target current keeping the floating gate transistor inside the working analog circuit, where it belongs to. Both cycles, which are periodic and interleaved are valid until the target current is reached, event detected by a current comparator. This strategy seems to have no appreciable programming error. For the simulation results, it is introduced an injection current model supporting the technology used in this programming circuit namely, 0.5-micron, n-well, CMOS, whose electrical parameters were contained in the Mentor IC Nanometer Suite.