基于FGMTL的低压电流模式平方/分频电路

Aakriti Chhabra, Bhawna Aggarwal, R. Senani
{"title":"基于FGMTL的低压电流模式平方/分频电路","authors":"Aakriti Chhabra, Bhawna Aggarwal, R. Senani","doi":"10.1109/INDICON52576.2021.9691572","DOIUrl":null,"url":null,"abstract":"A FGMTL (FGMOS Translinear) principle based current mode one quadrant squarer/divider circuit operating at low voltage in saturation region is presented. Squarer/divider is the key circuit which acts as a core building block for nonlinear signal processing functions. Low voltage square/divider can be constructed using FGMTL principle in place of MTL (MOS Translinear) principle in saturation. Multi-input nature of FGMOS transistor reduces the transistor’s threshold voltage which allows low voltage operation of the proposed circuit in saturation region. Proposed circuit is designed at a supply voltage of 0. 7V. It offers a bandwidth of 0. 5GHz when simulated in LTSPICE software using 0.18$\\mu$m CMOS technology. THD of 2.3% to 4.7% is obtained for the sinusoidal peak to peak input current range from 1$\\mu$A to 10$\\mu$A at a frequency of 1KHz.","PeriodicalId":106004,"journal":{"name":"2021 IEEE 18th India Council International Conference (INDICON)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FGMTL based Low Voltage Current Mode Squarer/Divider Circuit\",\"authors\":\"Aakriti Chhabra, Bhawna Aggarwal, R. Senani\",\"doi\":\"10.1109/INDICON52576.2021.9691572\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A FGMTL (FGMOS Translinear) principle based current mode one quadrant squarer/divider circuit operating at low voltage in saturation region is presented. Squarer/divider is the key circuit which acts as a core building block for nonlinear signal processing functions. Low voltage square/divider can be constructed using FGMTL principle in place of MTL (MOS Translinear) principle in saturation. Multi-input nature of FGMOS transistor reduces the transistor’s threshold voltage which allows low voltage operation of the proposed circuit in saturation region. Proposed circuit is designed at a supply voltage of 0. 7V. It offers a bandwidth of 0. 5GHz when simulated in LTSPICE software using 0.18$\\\\mu$m CMOS technology. THD of 2.3% to 4.7% is obtained for the sinusoidal peak to peak input current range from 1$\\\\mu$A to 10$\\\\mu$A at a frequency of 1KHz.\",\"PeriodicalId\":106004,\"journal\":{\"name\":\"2021 IEEE 18th India Council International Conference (INDICON)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 18th India Council International Conference (INDICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/INDICON52576.2021.9691572\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 18th India Council International Conference (INDICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INDICON52576.2021.9691572","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了一种基于FGMTL (FGMOS Translinear)原理的电流模式一象限平方/分频电路,工作在饱和区低压下。平方/分频器是非线性信号处理的关键电路,是非线性信号处理的核心模块。用FGMTL原理可以代替饱和时的MTL (MOS Translinear)原理来构造低压方形/分压器。FGMOS晶体管的多输入特性降低了晶体管的阈值电压,从而允许所提出的电路在饱和区域低电压工作。所提出的电路是在电源电压为0时设计的。7 v。它提供的带宽为0。使用0.18$\mu$m CMOS技术在LTSPICE软件中模拟5GHz时。在1KHz频率下,从1$\mu$A到10$\mu$A的正弦峰值到峰值输入电流范围内,THD为2.3%至4.7%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
FGMTL based Low Voltage Current Mode Squarer/Divider Circuit
A FGMTL (FGMOS Translinear) principle based current mode one quadrant squarer/divider circuit operating at low voltage in saturation region is presented. Squarer/divider is the key circuit which acts as a core building block for nonlinear signal processing functions. Low voltage square/divider can be constructed using FGMTL principle in place of MTL (MOS Translinear) principle in saturation. Multi-input nature of FGMOS transistor reduces the transistor’s threshold voltage which allows low voltage operation of the proposed circuit in saturation region. Proposed circuit is designed at a supply voltage of 0. 7V. It offers a bandwidth of 0. 5GHz when simulated in LTSPICE software using 0.18$\mu$m CMOS technology. THD of 2.3% to 4.7% is obtained for the sinusoidal peak to peak input current range from 1$\mu$A to 10$\mu$A at a frequency of 1KHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信