深亚微米技术的电路设计技术

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI:10.1109/TUTCAS.2001.946982

S. Rusu

{"title":"深亚微米技术的电路设计技术","authors":"S. Rusu","doi":"10.1109/TUTCAS.2001.946982","DOIUrl":null,"url":null,"abstract":"This article presents design techniques for deep submicron integrated circuits. It includes a discussion of both chip-level design challenges (capacitive and inductive noise, domino vs. static design styles, dual V/sub T/ transistors and clock distribution) and system-level design challenges.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Circuit design techniques for deep submicron technologies\",\"authors\":\"S. Rusu\",\"doi\":\"10.1109/TUTCAS.2001.946982\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents design techniques for deep submicron integrated circuits. It includes a discussion of both chip-level design challenges (capacitive and inductive noise, domino vs. static design styles, dual V/sub T/ transistors and clock distribution) and system-level design challenges.\",\"PeriodicalId\":376181,\"journal\":{\"name\":\"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-05-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TUTCAS.2001.946982\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TUTCAS.2001.946982","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文介绍了深亚微米集成电路的设计技术。它包括对芯片级设计挑战(电容和电感噪声、多米诺骨牌与静态设计风格、双V/sub T/晶体管和时钟分布)和系统级设计挑战的讨论。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Circuit design techniques for deep submicron technologies

This article presents design techniques for deep submicron integrated circuits. It includes a discussion of both chip-level design challenges (capacitive and inductive noise, domino vs. static design styles, dual V/sub T/ transistors and clock distribution) and system-level design challenges.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

自引率

0.00%

发文量