生物医学应用中SAR ADC的轨对轨比较器

N. ALjehani, M. Abbas
{"title":"生物医学应用中SAR ADC的轨对轨比较器","authors":"N. ALjehani, M. Abbas","doi":"10.23919/MIXDES52406.2021.9497556","DOIUrl":null,"url":null,"abstract":"this paper presents low voltage low power a rail to rail common mode range clocked comparator. The target application of the proposed circuit is analog to digital converter for biomedical applications. The proposed comparator is composed of two stages which are pre-amplifiers and modified strong-Arm latch. The outputs of NMOS-input and PMOS-input pre-amplifiers are combined by the modified Strong-Arm latch producing rail to rail common mode range clocked comparator. Adopting TSMC 0.18μm technology, the preamplifier stages were designed to work in weak inversion using gm/ID design methodology. The simulation results show that the preamplifier stage consumes less than 0.275μW using power supply of 0.75V. The pre-amplifier DC gain of 43.15dB and unity gain frequency of 300 kHz","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Rail to Rail Comparator for SAR ADC in Biomedical Applications\",\"authors\":\"N. ALjehani, M. Abbas\",\"doi\":\"10.23919/MIXDES52406.2021.9497556\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"this paper presents low voltage low power a rail to rail common mode range clocked comparator. The target application of the proposed circuit is analog to digital converter for biomedical applications. The proposed comparator is composed of two stages which are pre-amplifiers and modified strong-Arm latch. The outputs of NMOS-input and PMOS-input pre-amplifiers are combined by the modified Strong-Arm latch producing rail to rail common mode range clocked comparator. Adopting TSMC 0.18μm technology, the preamplifier stages were designed to work in weak inversion using gm/ID design methodology. The simulation results show that the preamplifier stage consumes less than 0.275μW using power supply of 0.75V. The pre-amplifier DC gain of 43.15dB and unity gain frequency of 300 kHz\",\"PeriodicalId\":375541,\"journal\":{\"name\":\"2021 28th International Conference on Mixed Design of Integrated Circuits and System\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 28th International Conference on Mixed Design of Integrated Circuits and System\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/MIXDES52406.2021.9497556\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/MIXDES52406.2021.9497556","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种低压低功率轨对轨共模量程时钟比较器。该电路的目标应用是用于生物医学应用的模拟数字转换器。该比较器由前置放大器和改进型强臂锁存两级组成。nmos输入和pmos输入前置放大器的输出通过改进的强臂锁存器组合,产生轨到轨共模范围时钟比较器。前置放大器采用TSMC 0.18μm工艺,采用gm/ID设计方法实现弱反转。仿真结果表明,在0.75V电源下,前置放大级功耗小于0.275μW。前置放大器直流增益为43.15dB,单位增益频率为300 kHz
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Rail to Rail Comparator for SAR ADC in Biomedical Applications
this paper presents low voltage low power a rail to rail common mode range clocked comparator. The target application of the proposed circuit is analog to digital converter for biomedical applications. The proposed comparator is composed of two stages which are pre-amplifiers and modified strong-Arm latch. The outputs of NMOS-input and PMOS-input pre-amplifiers are combined by the modified Strong-Arm latch producing rail to rail common mode range clocked comparator. Adopting TSMC 0.18μm technology, the preamplifier stages were designed to work in weak inversion using gm/ID design methodology. The simulation results show that the preamplifier stage consumes less than 0.275μW using power supply of 0.75V. The pre-amplifier DC gain of 43.15dB and unity gain frequency of 300 kHz
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信