一个实用的全路径时序驱动的地点路线设计系统

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI:10.1109/APCCAS.1994.514612

Chwen-Cher Chang, J. Lee, Mike Stabenfeldt, R. Tsay

{"title":"一个实用的全路径时序驱动的地点路线设计系统","authors":"Chwen-Cher Chang, J. Lee, Mike Stabenfeldt, R. Tsay","doi":"10.1109/APCCAS.1994.514612","DOIUrl":null,"url":null,"abstract":"We have developed a practical timing-driven design system that achieves 17% cycle time improvement with only up to 32% run time penalty, and as low as 1% area overhead in real, 5000-7000-cell designs. This system is based on a Slack Graph concept that efficiently and effectively represents all-path timing constraints and allows optimal trade-off between timing and die size.","PeriodicalId":231368,"journal":{"name":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A practical all-path timing-driven place and route design system\",\"authors\":\"Chwen-Cher Chang, J. Lee, Mike Stabenfeldt, R. Tsay\",\"doi\":\"10.1109/APCCAS.1994.514612\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We have developed a practical timing-driven design system that achieves 17% cycle time improvement with only up to 32% run time penalty, and as low as 1% area overhead in real, 5000-7000-cell designs. This system is based on a Slack Graph concept that efficiently and effectively represents all-path timing constraints and allows optimal trade-off between timing and die size.\",\"PeriodicalId\":231368,\"journal\":{\"name\":\"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-12-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.1994.514612\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.1994.514612","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

我们开发了一种实用的时间驱动设计系统，在5000-7000个单元的实际设计中，该系统可以实现17%的周期时间改进，而运行时间损失仅为32%，面积开销低至1%。该系统基于Slack Graph概念，该概念有效地表示了全路径时间约束，并允许在时间和模具尺寸之间进行最佳权衡。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A practical all-path timing-driven place and route design system

We have developed a practical timing-driven design system that achieves 17% cycle time improvement with only up to 32% run time penalty, and as low as 1% area overhead in real, 5000-7000-cell designs. This system is based on a Slack Graph concept that efficiently and effectively represents all-path timing constraints and allows optimal trade-off between timing and die size.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems

自引率

0.00%

发文量