J.J. Martinez, J. Garrigós, I. Villó, J. Toledo, J. Ferrández
{"title":"基于cnn的天文图像约简算法的HPRC硬件加速","authors":"J.J. Martinez, J. Garrigós, I. Villó, J. Toledo, J. Ferrández","doi":"10.1109/CNNA.2010.5430294","DOIUrl":null,"url":null,"abstract":"Our objective is to provide an enhanced algorithm for the FASTCAM instrument, developed by the Instituto de Astrofi¿sica de Canarias in collaboration with the Universidad Polite¿cnica de Cartagena. In this paper we propose a versatile algorithm, based on the CNN paradigm, which can be adapted to the detection of several astronomical objects. We also propose an implementation architecture that makes use of a High Performance Reconfigurable Computer (HPRC), also called hybrid supercomputer, combining general purpose standard microprocessors with custom hardware accelerators based on FPGAs, to speed up execution time. The hardware/software partitioning and co-design process has been carried out using high level design tools, instead of traditional Hardware Description Languages (HDL).","PeriodicalId":336891,"journal":{"name":"2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010)","volume":"85 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Hardware acceleration on HPRC of a CNN-based algorithm for astronomical images reduction\",\"authors\":\"J.J. Martinez, J. Garrigós, I. Villó, J. Toledo, J. Ferrández\",\"doi\":\"10.1109/CNNA.2010.5430294\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Our objective is to provide an enhanced algorithm for the FASTCAM instrument, developed by the Instituto de Astrofi¿sica de Canarias in collaboration with the Universidad Polite¿cnica de Cartagena. In this paper we propose a versatile algorithm, based on the CNN paradigm, which can be adapted to the detection of several astronomical objects. We also propose an implementation architecture that makes use of a High Performance Reconfigurable Computer (HPRC), also called hybrid supercomputer, combining general purpose standard microprocessors with custom hardware accelerators based on FPGAs, to speed up execution time. The hardware/software partitioning and co-design process has been carried out using high level design tools, instead of traditional Hardware Description Languages (HDL).\",\"PeriodicalId\":336891,\"journal\":{\"name\":\"2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010)\",\"volume\":\"85 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-03-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CNNA.2010.5430294\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CNNA.2010.5430294","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Hardware acceleration on HPRC of a CNN-based algorithm for astronomical images reduction
Our objective is to provide an enhanced algorithm for the FASTCAM instrument, developed by the Instituto de Astrofi¿sica de Canarias in collaboration with the Universidad Polite¿cnica de Cartagena. In this paper we propose a versatile algorithm, based on the CNN paradigm, which can be adapted to the detection of several astronomical objects. We also propose an implementation architecture that makes use of a High Performance Reconfigurable Computer (HPRC), also called hybrid supercomputer, combining general purpose standard microprocessors with custom hardware accelerators based on FPGAs, to speed up execution time. The hardware/software partitioning and co-design process has been carried out using high level design tools, instead of traditional Hardware Description Languages (HDL).