IPSec应用中加密算法的XScale硬件加速

Hung-Ching Chang, Chun-Chin Chen, Chih-Feng Lin
{"title":"IPSec应用中加密算法的XScale硬件加速","authors":"Hung-Ching Chang, Chun-Chin Chen, Chih-Feng Lin","doi":"10.1109/ITCC.2005.304","DOIUrl":null,"url":null,"abstract":"Internet protocol security (IPSec) is proposed to provide security services at the IP layer in both the IPv4 and the IPv6 environment. It is composed of a set of protocols that utilizes cryptographic algorithms to encrypt and authenticate packets. This security mechanism has been widely deployed to implement virtual private networks (VPNs). To protect data during transmission and ensure data integration after transmission, both of the forward and the inverse cryptographic operations suffer from a very high cost of computation load. To lower down this cost, various hardware accelerators have been developed to offload these operations from the core CPU. Among them, Intel had integrated three security accelerators in its XScale core. On top of them, we had developed software modules to upgrade the performance of IPSec applications. Results show that acceleration has been achieved. In terms of network throughput, hardware-aided solutions have an average of 2.7 times faster than the software solutions.","PeriodicalId":326887,"journal":{"name":"International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-04-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"XScale hardware acceleration on cryptographic algorithms for IPSec applications\",\"authors\":\"Hung-Ching Chang, Chun-Chin Chen, Chih-Feng Lin\",\"doi\":\"10.1109/ITCC.2005.304\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Internet protocol security (IPSec) is proposed to provide security services at the IP layer in both the IPv4 and the IPv6 environment. It is composed of a set of protocols that utilizes cryptographic algorithms to encrypt and authenticate packets. This security mechanism has been widely deployed to implement virtual private networks (VPNs). To protect data during transmission and ensure data integration after transmission, both of the forward and the inverse cryptographic operations suffer from a very high cost of computation load. To lower down this cost, various hardware accelerators have been developed to offload these operations from the core CPU. Among them, Intel had integrated three security accelerators in its XScale core. On top of them, we had developed software modules to upgrade the performance of IPSec applications. Results show that acceleration has been achieved. In terms of network throughput, hardware-aided solutions have an average of 2.7 times faster than the software solutions.\",\"PeriodicalId\":326887,\"journal\":{\"name\":\"International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-04-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ITCC.2005.304\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ITCC.2005.304","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

IPSec (Internet protocol security)是为了在IPv4和IPv6环境下提供IP层的安全服务而提出的。它由一组协议组成,这些协议利用加密算法对数据包进行加密和认证。这种安全机制已被广泛应用于实现虚拟专用网(vpn)。为了保证传输过程中的数据保护和传输后的数据集成,正向和反向加密操作的计算负荷成本都非常高。为了降低这个成本,已经开发了各种硬件加速器来从核心CPU中卸载这些操作。其中,英特尔在其XScale核心中集成了三个安全加速器。在此基础上,我们开发了软件模块来提升IPSec应用程序的性能。结果表明,实现了加速。在网络吞吐量方面,硬件辅助解决方案的平均速度是软件解决方案的2.7倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
XScale hardware acceleration on cryptographic algorithms for IPSec applications
Internet protocol security (IPSec) is proposed to provide security services at the IP layer in both the IPv4 and the IPv6 environment. It is composed of a set of protocols that utilizes cryptographic algorithms to encrypt and authenticate packets. This security mechanism has been widely deployed to implement virtual private networks (VPNs). To protect data during transmission and ensure data integration after transmission, both of the forward and the inverse cryptographic operations suffer from a very high cost of computation load. To lower down this cost, various hardware accelerators have been developed to offload these operations from the core CPU. Among them, Intel had integrated three security accelerators in its XScale core. On top of them, we had developed software modules to upgrade the performance of IPSec applications. Results show that acceleration has been achieved. In terms of network throughput, hardware-aided solutions have an average of 2.7 times faster than the software solutions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信