使用流水线CTAM的低成本流水线多语种电子词典

S. K. Ray, Sabyasachi Dutta, A. Saha
{"title":"使用流水线CTAM的低成本流水线多语种电子词典","authors":"S. K. Ray, Sabyasachi Dutta, A. Saha","doi":"10.1109/ICCTA.2007.11","DOIUrl":null,"url":null,"abstract":"A pipelined multi-lingual electronic dictionary (PMLeD) has been designed and implemented. Architecturally, it is a pipeline of four memory stages of which the first one is itself a pipelined version of a content-to-address-memory (CTAM) while the other three are traditional address-to-content memories (ATCM), namely, RAMs. The PMLeD is potentially capable of providing millions of word-by-word translations per second between an arbitrarily large number of languages but requires a highly expensive fully parallel design of the pipelined CTAM (PCTAM) stages for achieving this high throughput rate. The present design, which has been implemented and tested in the laboratory, has studied a cost-performance trade-off by designing each stage in the PCTAM with a byte-serial approach and implementing it employing a low-cost 8-bit microcontroller. The design has achieved a hefty reduction in cost and complexity at a considerable sacrifice in the throughput rate and marks a novel, simple and low-cost practical design approach to a pipelined associative memory","PeriodicalId":308247,"journal":{"name":"2007 International Conference on Computing: Theory and Applications (ICCTA'07)","volume":"111 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-03-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Low-Cost Pipelineed Multi-Lingual E-Dictionary Using a Pipelined CTAM\",\"authors\":\"S. K. Ray, Sabyasachi Dutta, A. Saha\",\"doi\":\"10.1109/ICCTA.2007.11\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A pipelined multi-lingual electronic dictionary (PMLeD) has been designed and implemented. Architecturally, it is a pipeline of four memory stages of which the first one is itself a pipelined version of a content-to-address-memory (CTAM) while the other three are traditional address-to-content memories (ATCM), namely, RAMs. The PMLeD is potentially capable of providing millions of word-by-word translations per second between an arbitrarily large number of languages but requires a highly expensive fully parallel design of the pipelined CTAM (PCTAM) stages for achieving this high throughput rate. The present design, which has been implemented and tested in the laboratory, has studied a cost-performance trade-off by designing each stage in the PCTAM with a byte-serial approach and implementing it employing a low-cost 8-bit microcontroller. The design has achieved a hefty reduction in cost and complexity at a considerable sacrifice in the throughput rate and marks a novel, simple and low-cost practical design approach to a pipelined associative memory\",\"PeriodicalId\":308247,\"journal\":{\"name\":\"2007 International Conference on Computing: Theory and Applications (ICCTA'07)\",\"volume\":\"111 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-03-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 International Conference on Computing: Theory and Applications (ICCTA'07)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCTA.2007.11\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Conference on Computing: Theory and Applications (ICCTA'07)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCTA.2007.11","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

设计并实现了一种流水线式多语种电子词典。从架构上讲,它是一个由四个内存阶段组成的流水线,其中第一个阶段本身就是内容到地址内存(CTAM)的流水线版本,而其他三个阶段是传统的地址到内容内存(ATCM),即ram。PMLeD有潜力在任意数量的语言之间提供每秒数百万个单词的翻译,但需要非常昂贵的流水线CTAM (PCTAM)阶段的完全并行设计来实现这种高吞吐率。本设计已在实验室中实现和测试,通过使用字节串行方法设计PCTAM中的每个阶段并使用低成本的8位微控制器实现它,研究了成本性能权衡。该设计以相当大的吞吐率为代价,实现了成本和复杂性的大幅降低,标志着流水线关联存储器的新颖、简单和低成本的实用设计方法
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Low-Cost Pipelineed Multi-Lingual E-Dictionary Using a Pipelined CTAM
A pipelined multi-lingual electronic dictionary (PMLeD) has been designed and implemented. Architecturally, it is a pipeline of four memory stages of which the first one is itself a pipelined version of a content-to-address-memory (CTAM) while the other three are traditional address-to-content memories (ATCM), namely, RAMs. The PMLeD is potentially capable of providing millions of word-by-word translations per second between an arbitrarily large number of languages but requires a highly expensive fully parallel design of the pipelined CTAM (PCTAM) stages for achieving this high throughput rate. The present design, which has been implemented and tested in the laboratory, has studied a cost-performance trade-off by designing each stage in the PCTAM with a byte-serial approach and implementing it employing a low-cost 8-bit microcontroller. The design has achieved a hefty reduction in cost and complexity at a considerable sacrifice in the throughput rate and marks a novel, simple and low-cost practical design approach to a pipelined associative memory
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信