一个基于数组的实时缓冲区管理系统

G. Konstantoulakis, D. Reisis
{"title":"一个基于数组的实时缓冲区管理系统","authors":"G. Konstantoulakis, D. Reisis","doi":"10.1109/ICECS.1996.582740","DOIUrl":null,"url":null,"abstract":"This work describes a real time array-based memory managing module. The techniques shown here lead to the efficient utilization of computer buffers as well as buffers used in communication switches for high speed broadband networks. In both cases, the memory manager can serve in real time the requests from the external computer system providing a memory bandwidth in the range of gigabits. The design uses a 2-dimensional array with 1-bit processing elements, which further involves row and column buses. The memory within each processing element varies in magnitude from 1-bit to the size of the array. There are two realisations of the system described in the paper, the first with 1-bit memory and the second with k-bit memory per processing element.","PeriodicalId":402369,"journal":{"name":"Proceedings of Third International Conference on Electronics, Circuits, and Systems","volume":"129 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An array based system for real time buffer management\",\"authors\":\"G. Konstantoulakis, D. Reisis\",\"doi\":\"10.1109/ICECS.1996.582740\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work describes a real time array-based memory managing module. The techniques shown here lead to the efficient utilization of computer buffers as well as buffers used in communication switches for high speed broadband networks. In both cases, the memory manager can serve in real time the requests from the external computer system providing a memory bandwidth in the range of gigabits. The design uses a 2-dimensional array with 1-bit processing elements, which further involves row and column buses. The memory within each processing element varies in magnitude from 1-bit to the size of the array. There are two realisations of the system described in the paper, the first with 1-bit memory and the second with k-bit memory per processing element.\",\"PeriodicalId\":402369,\"journal\":{\"name\":\"Proceedings of Third International Conference on Electronics, Circuits, and Systems\",\"volume\":\"129 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-10-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Third International Conference on Electronics, Circuits, and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.1996.582740\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Third International Conference on Electronics, Circuits, and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.1996.582740","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文描述了一个基于实时阵列的内存管理模块。这里展示的技术可以有效地利用计算机缓冲区以及高速宽带网络通信交换机中使用的缓冲区。在这两种情况下,内存管理器都可以实时地处理来自外部计算机系统的请求,提供千兆级的内存带宽。该设计使用具有1位处理元素的二维数组,进一步涉及行和列总线。每个处理元件内的内存大小从1位到数组大小不等。本文描述的系统有两种实现,第一种是每个处理元件具有1位内存,第二种是每个处理元件具有k位内存。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An array based system for real time buffer management
This work describes a real time array-based memory managing module. The techniques shown here lead to the efficient utilization of computer buffers as well as buffers used in communication switches for high speed broadband networks. In both cases, the memory manager can serve in real time the requests from the external computer system providing a memory bandwidth in the range of gigabits. The design uses a 2-dimensional array with 1-bit processing elements, which further involves row and column buses. The memory within each processing element varies in magnitude from 1-bit to the size of the array. There are two realisations of the system described in the paper, the first with 1-bit memory and the second with k-bit memory per processing element.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信