100gbit /s光传输网络40nm测试芯片设计与原型制作

Eduardo Mobilen, R. Bernardo, L. R. Monte
{"title":"100gbit /s光传输网络40nm测试芯片设计与原型制作","authors":"Eduardo Mobilen, R. Bernardo, L. R. Monte","doi":"10.1109/IMOC.2017.8121108","DOIUrl":null,"url":null,"abstract":"This work reports the design and prototyping of a 100 Gbit/s OTN 40 nm test chip, manufactured as a test vehicle strategy for an OTN processor device under development at CPqD for the Brazilian telecom industry. The main issues related to the integration of third-party silicon intellectual property solutions are covered, together with the evaluation environment where the test chip was successfully validated.","PeriodicalId":171284,"journal":{"name":"2017 SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference (IMOC)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"100 Gbit/s optical transport network 40 nm test chip design and prototyping\",\"authors\":\"Eduardo Mobilen, R. Bernardo, L. R. Monte\",\"doi\":\"10.1109/IMOC.2017.8121108\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work reports the design and prototyping of a 100 Gbit/s OTN 40 nm test chip, manufactured as a test vehicle strategy for an OTN processor device under development at CPqD for the Brazilian telecom industry. The main issues related to the integration of third-party silicon intellectual property solutions are covered, together with the evaluation environment where the test chip was successfully validated.\",\"PeriodicalId\":171284,\"journal\":{\"name\":\"2017 SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference (IMOC)\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference (IMOC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMOC.2017.8121108\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference (IMOC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMOC.2017.8121108","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

这项工作报告了100 Gbit/s OTN 40 nm测试芯片的设计和原型,该芯片是CPqD为巴西电信行业开发的OTN处理器设备的测试载体策略。本文涵盖了与第三方硅知识产权解决方案集成相关的主要问题,以及测试芯片成功验证的评估环境。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
100 Gbit/s optical transport network 40 nm test chip design and prototyping
This work reports the design and prototyping of a 100 Gbit/s OTN 40 nm test chip, manufactured as a test vehicle strategy for an OTN processor device under development at CPqD for the Brazilian telecom industry. The main issues related to the integration of third-party silicon intellectual property solutions are covered, together with the evaluation environment where the test chip was successfully validated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信