安全嵌入式系统的模型驱动工程设计

L. Apvrille, Letitia W. Li, Y. Roudier
{"title":"安全嵌入式系统的模型驱动工程设计","authors":"L. Apvrille, Letitia W. Li, Y. Roudier","doi":"10.1109/ACVI.2016.6","DOIUrl":null,"url":null,"abstract":"The communication capabilities of recent embedded systems offer more opportunities for attack tocyber criminals. Moreover, those attacks may compromisethe safety of these systems. SysML-Sec is a SysML-basedenvironment for the design of such embedded systems withsafety and security features. The paper focuses on the SysML-Sec methodology contain-ing the following stages: assumptions, requirements, attacks,partitioning, software design and software deployment. Ourmethod is supported by TTool, and offers a press-buttonapproach for formal proof of safety and security. Previousprojects and case studies modeled and validated with SysML-Sec range from automotive systems, drone systems, information systems (e.g., the analysis of malware targeting bankingsystems), industrial systems (Analysis of SCADA malware),and more generally, security protocols.","PeriodicalId":202109,"journal":{"name":"2016 Architecture-Centric Virtual Integration (ACVI)","volume":"122 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Model-Driven Engineering for Designing Safe and Secure Embedded Systems\",\"authors\":\"L. Apvrille, Letitia W. Li, Y. Roudier\",\"doi\":\"10.1109/ACVI.2016.6\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The communication capabilities of recent embedded systems offer more opportunities for attack tocyber criminals. Moreover, those attacks may compromisethe safety of these systems. SysML-Sec is a SysML-basedenvironment for the design of such embedded systems withsafety and security features. The paper focuses on the SysML-Sec methodology contain-ing the following stages: assumptions, requirements, attacks,partitioning, software design and software deployment. Ourmethod is supported by TTool, and offers a press-buttonapproach for formal proof of safety and security. Previousprojects and case studies modeled and validated with SysML-Sec range from automotive systems, drone systems, information systems (e.g., the analysis of malware targeting bankingsystems), industrial systems (Analysis of SCADA malware),and more generally, security protocols.\",\"PeriodicalId\":202109,\"journal\":{\"name\":\"2016 Architecture-Centric Virtual Integration (ACVI)\",\"volume\":\"122 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 Architecture-Centric Virtual Integration (ACVI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACVI.2016.6\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 Architecture-Centric Virtual Integration (ACVI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACVI.2016.6","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

最近嵌入式系统的通信能力为网络罪犯提供了更多的攻击机会。此外,这些攻击可能会危及这些系统的安全性。SysML-Sec是一个基于sysml的环境,用于设计具有安全和安全功能的嵌入式系统。本文重点介绍了SysML-Sec方法,包括以下几个阶段:假设、需求、攻击、分区、软件设计和软件部署。我们的方法由TTool支持,并提供了一种按下按钮的方法来正式证明安全性和安全性。以前的项目和案例研究使用SysML-Sec进行建模和验证,范围包括汽车系统,无人机系统,信息系统(例如,针对银行系统的恶意软件分析),工业系统(SCADA恶意软件分析),以及更普遍的安全协议。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Model-Driven Engineering for Designing Safe and Secure Embedded Systems
The communication capabilities of recent embedded systems offer more opportunities for attack tocyber criminals. Moreover, those attacks may compromisethe safety of these systems. SysML-Sec is a SysML-basedenvironment for the design of such embedded systems withsafety and security features. The paper focuses on the SysML-Sec methodology contain-ing the following stages: assumptions, requirements, attacks,partitioning, software design and software deployment. Ourmethod is supported by TTool, and offers a press-buttonapproach for formal proof of safety and security. Previousprojects and case studies modeled and validated with SysML-Sec range from automotive systems, drone systems, information systems (e.g., the analysis of malware targeting bankingsystems), industrial systems (Analysis of SCADA malware),and more generally, security protocols.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信