P. Marchand, A. Krishnamoorthy, S. Esener, U. Efron
{"title":"光学增强3-D计算机:技术与架构","authors":"P. Marchand, A. Krishnamoorthy, S. Esener, U. Efron","doi":"10.1109/MPPOI.1994.336632","DOIUrl":null,"url":null,"abstract":"In order to achieve high performance parallel computing in terms of bandwidth versus power consumption and volume, denser and faster means of implementing interconnections while minimizing power and crosstalk are required. Global interconnections can be implemented using free-space interconnect technology and can be coupled to the wafer to wafer connection system developed at Hughes Research laboratories to obtain an optoelectronic 3-D computer with increased throughputs for routing or sorting operations. To this end, the 3-D optoelectronic computing architecture needs to be designed for optimal performance, light transmitters and receivers need to be integrated with the 3-D VLSI wafer stacks to allow optical inputs and outputs, and free-space optical interconnect elements need to be assembled with the modified 3-D wafer stacks. In the paper, the underlying concepts of the technology and architecture of the optically augmented 3-D computer are evaluated.<<ETX>>","PeriodicalId":254893,"journal":{"name":"First International Workshop on Massively Parallel Processing Using Optical Interconnections","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Optically augmented 3-D computer: technology and architecture\",\"authors\":\"P. Marchand, A. Krishnamoorthy, S. Esener, U. Efron\",\"doi\":\"10.1109/MPPOI.1994.336632\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In order to achieve high performance parallel computing in terms of bandwidth versus power consumption and volume, denser and faster means of implementing interconnections while minimizing power and crosstalk are required. Global interconnections can be implemented using free-space interconnect technology and can be coupled to the wafer to wafer connection system developed at Hughes Research laboratories to obtain an optoelectronic 3-D computer with increased throughputs for routing or sorting operations. To this end, the 3-D optoelectronic computing architecture needs to be designed for optimal performance, light transmitters and receivers need to be integrated with the 3-D VLSI wafer stacks to allow optical inputs and outputs, and free-space optical interconnect elements need to be assembled with the modified 3-D wafer stacks. In the paper, the underlying concepts of the technology and architecture of the optically augmented 3-D computer are evaluated.<<ETX>>\",\"PeriodicalId\":254893,\"journal\":{\"name\":\"First International Workshop on Massively Parallel Processing Using Optical Interconnections\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-04-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"First International Workshop on Massively Parallel Processing Using Optical Interconnections\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MPPOI.1994.336632\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"First International Workshop on Massively Parallel Processing Using Optical Interconnections","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MPPOI.1994.336632","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Optically augmented 3-D computer: technology and architecture
In order to achieve high performance parallel computing in terms of bandwidth versus power consumption and volume, denser and faster means of implementing interconnections while minimizing power and crosstalk are required. Global interconnections can be implemented using free-space interconnect technology and can be coupled to the wafer to wafer connection system developed at Hughes Research laboratories to obtain an optoelectronic 3-D computer with increased throughputs for routing or sorting operations. To this end, the 3-D optoelectronic computing architecture needs to be designed for optimal performance, light transmitters and receivers need to be integrated with the 3-D VLSI wafer stacks to allow optical inputs and outputs, and free-space optical interconnect elements need to be assembled with the modified 3-D wafer stacks. In the paper, the underlying concepts of the technology and architecture of the optically augmented 3-D computer are evaluated.<>