带高速工作离散环路滤波器的锁相环

Seong-Jin An, Young-Shig Choi
{"title":"带高速工作离散环路滤波器的锁相环","authors":"Seong-Jin An, Young-Shig Choi","doi":"10.6109/JKIICE.2016.20.12.2326","DOIUrl":null,"url":null,"abstract":"In this paper, the proposed small size PLL works stable with the discrete loop filter which is controlled by voltage controlled oscillator’s output signal. A switch controlled loop filter is introduced into the proposed PLL instead of a conventional 2 nd -order loop filter. Those three switches are controlled by the very high frequency output signal of voltage controlled oscillator. The switches are also controlled by UP/DN signals and ‘on/off’ depending the presence of UP/DN signals. A negative feedback functioned capacitor with a switch does make it possible to integrate the PLL into a single chip. The proposed PLL works stably even though a total of small 180pF capacitor used in the discrete loop filter. The proposed PLL has been designed with a 1.8V supply voltage, 0.18um multi - metal and multi - poly layer CMOS process and proved by Hspice simulation.","PeriodicalId":136663,"journal":{"name":"The Journal of the Korean Institute of Information and Communication Engineering","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2016-12-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A PLL with high-speed operating discrete loop filter\",\"authors\":\"Seong-Jin An, Young-Shig Choi\",\"doi\":\"10.6109/JKIICE.2016.20.12.2326\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the proposed small size PLL works stable with the discrete loop filter which is controlled by voltage controlled oscillator’s output signal. A switch controlled loop filter is introduced into the proposed PLL instead of a conventional 2 nd -order loop filter. Those three switches are controlled by the very high frequency output signal of voltage controlled oscillator. The switches are also controlled by UP/DN signals and ‘on/off’ depending the presence of UP/DN signals. A negative feedback functioned capacitor with a switch does make it possible to integrate the PLL into a single chip. The proposed PLL works stably even though a total of small 180pF capacitor used in the discrete loop filter. The proposed PLL has been designed with a 1.8V supply voltage, 0.18um multi - metal and multi - poly layer CMOS process and proved by Hspice simulation.\",\"PeriodicalId\":136663,\"journal\":{\"name\":\"The Journal of the Korean Institute of Information and Communication Engineering\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-12-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The Journal of the Korean Institute of Information and Communication Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.6109/JKIICE.2016.20.12.2326\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The Journal of the Korean Institute of Information and Communication Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.6109/JKIICE.2016.20.12.2326","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出的小尺寸锁相环在压控振荡器输出信号控制的离散环滤波器下工作稳定。在锁相环中引入了开关控制环滤波器,取代了传统的二阶环滤波器。这三个开关由压控振荡器的高频输出信号控制。开关也由UP/DN信号和“开/关”控制,这取决于UP/DN信号的存在。带开关的负反馈功能电容器确实可以将锁相环集成到单个芯片中。即使在离散环路滤波器中使用了总共180pF的小电容,所提出的锁相环也能稳定工作。该锁相环采用1.8V电源电压、0.18um多金属和多层CMOS工艺设计,并通过Hspice仿真验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A PLL with high-speed operating discrete loop filter
In this paper, the proposed small size PLL works stable with the discrete loop filter which is controlled by voltage controlled oscillator’s output signal. A switch controlled loop filter is introduced into the proposed PLL instead of a conventional 2 nd -order loop filter. Those three switches are controlled by the very high frequency output signal of voltage controlled oscillator. The switches are also controlled by UP/DN signals and ‘on/off’ depending the presence of UP/DN signals. A negative feedback functioned capacitor with a switch does make it possible to integrate the PLL into a single chip. The proposed PLL works stably even though a total of small 180pF capacitor used in the discrete loop filter. The proposed PLL has been designed with a 1.8V supply voltage, 0.18um multi - metal and multi - poly layer CMOS process and proved by Hspice simulation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信