用fpga生成3、9和21级的多级SPWM技术

2013 North American Power Symposium (NAPS) Pub Date : 2013-11-25 DOI:10.1109/NAPS.2013.6666843

N. M. Salgado‐Herrera, A. Medina-Rios, A. Ramos-Paz, J. R. Rodríguez-Rodríguez

{"title":"用fpga生成3、9和21级的多级SPWM技术","authors":"N. M. Salgado‐Herrera, A. Medina-Rios, A. Ramos-Paz, J. R. Rodríguez-Rodríguez","doi":"10.1109/NAPS.2013.6666843","DOIUrl":null,"url":null,"abstract":"This paper deals with the implementation of parallel processing SPWM multilevel techniques through programmable gate arrays (Field Programmable Gate Arrays, FPGAs). It is shown that switching losses in power converters significantly decreases with an increased number of levels in the SPWM signal, thus providing an efficient energy transfer. The multilevel SPWM control response of 3, 9 and 21 levels in VHDL through the FPGA Xilinx Spartan family is illustrated.","PeriodicalId":421943,"journal":{"name":"2013 North American Power Symposium (NAPS)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Generation of a multilevel SPWM technique of 3, 9 and 21 levels with FPGAs\",\"authors\":\"N. M. Salgado‐Herrera, A. Medina-Rios, A. Ramos-Paz, J. R. Rodríguez-Rodríguez\",\"doi\":\"10.1109/NAPS.2013.6666843\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper deals with the implementation of parallel processing SPWM multilevel techniques through programmable gate arrays (Field Programmable Gate Arrays, FPGAs). It is shown that switching losses in power converters significantly decreases with an increased number of levels in the SPWM signal, thus providing an efficient energy transfer. The multilevel SPWM control response of 3, 9 and 21 levels in VHDL through the FPGA Xilinx Spartan family is illustrated.\",\"PeriodicalId\":421943,\"journal\":{\"name\":\"2013 North American Power Symposium (NAPS)\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-11-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 North American Power Symposium (NAPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAPS.2013.6666843\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 North American Power Symposium (NAPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAPS.2013.6666843","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

本文讨论了通过可编程门阵列(Field programmable gate arrays, fpga)实现并行处理SPWM多电平技术。结果表明，功率变换器中的开关损耗随着SPWM信号中电平数的增加而显著降低，从而提供了有效的能量传输。通过Xilinx Spartan系列FPGA在VHDL中实现了3、9和21级的多电平SPWM控制响应。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Generation of a multilevel SPWM technique of 3, 9 and 21 levels with FPGAs

This paper deals with the implementation of parallel processing SPWM multilevel techniques through programmable gate arrays (Field Programmable Gate Arrays, FPGAs). It is shown that switching losses in power converters significantly decreases with an increased number of levels in the SPWM signal, thus providing an efficient energy transfer. The multilevel SPWM control response of 3, 9 and 21 levels in VHDL through the FPGA Xilinx Spartan family is illustrated.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 North American Power Symposium (NAPS)

自引率

0.00%

发文量