{"title":"将smp -描述算法转换为ASIC23的vhdl模型","authors":"Dunets Bohdan, A. Melnyk","doi":"10.1145/352491.352506","DOIUrl":null,"url":null,"abstract":"The ASIC design flow from high-level language algorithm description to RTL level are presented. The main part of the design flow is translator from SMP-description of algorithm to RTL VHDL-model of ASIC. In the paper the design flow and structure of translator are considered.","PeriodicalId":376536,"journal":{"name":"Symposium on Contemporary Computing in Ukraine","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The translator from SMP-description of algorithm to VHDL-model of ASIC23\",\"authors\":\"Dunets Bohdan, A. Melnyk\",\"doi\":\"10.1145/352491.352506\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The ASIC design flow from high-level language algorithm description to RTL level are presented. The main part of the design flow is translator from SMP-description of algorithm to RTL VHDL-model of ASIC. In the paper the design flow and structure of translator are considered.\",\"PeriodicalId\":376536,\"journal\":{\"name\":\"Symposium on Contemporary Computing in Ukraine\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium on Contemporary Computing in Ukraine\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/352491.352506\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium on Contemporary Computing in Ukraine","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/352491.352506","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The translator from SMP-description of algorithm to VHDL-model of ASIC23
The ASIC design flow from high-level language algorithm description to RTL level are presented. The main part of the design flow is translator from SMP-description of algorithm to RTL VHDL-model of ASIC. In the paper the design flow and structure of translator are considered.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
