动态范围为9n位模集的RNS反向转换器

H. Pettenghi, R. Matos, A. S. Molahosseini
{"title":"动态范围为9n位模集的RNS反向转换器","authors":"H. Pettenghi, R. Matos, A. S. Molahosseini","doi":"10.1109/LASCAS.2016.7451030","DOIUrl":null,"url":null,"abstract":"In this paper, we extend the traditional 3-moduli set {2n, 2n - 1, 2n+1}, with an equivalent 3n-bit dynamic range, and propose a moduli set extension with a maximum dynamic range of 9n and improve the parallelism according to the requirements. This paper also introduces a novel moduli set to design efficient reverse converters by using modular operations of the form 26n - 1 in order to achieve at most 9n-bit. Experimental results suggest that area reductions up to 65.61% and speed up of 2.38 can be obtained with our proposal in comparison with the best solutions existing in the state-of-the-art with the same DR. The proposed converter allows fewer bits per channel in comparison with the most efficient solutions with smaller dynamic ranges.","PeriodicalId":129875,"journal":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"RNS reverse converters for moduli sets with dynamic ranges of 9n-bit\",\"authors\":\"H. Pettenghi, R. Matos, A. S. Molahosseini\",\"doi\":\"10.1109/LASCAS.2016.7451030\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we extend the traditional 3-moduli set {2n, 2n - 1, 2n+1}, with an equivalent 3n-bit dynamic range, and propose a moduli set extension with a maximum dynamic range of 9n and improve the parallelism according to the requirements. This paper also introduces a novel moduli set to design efficient reverse converters by using modular operations of the form 26n - 1 in order to achieve at most 9n-bit. Experimental results suggest that area reductions up to 65.61% and speed up of 2.38 can be obtained with our proposal in comparison with the best solutions existing in the state-of-the-art with the same DR. The proposed converter allows fewer bits per channel in comparison with the most efficient solutions with smaller dynamic ranges.\",\"PeriodicalId\":129875,\"journal\":{\"name\":\"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LASCAS.2016.7451030\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LASCAS.2016.7451030","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文将传统的3模集{2n, 2n - 1,2n +1}扩展为等效的3n位动态范围,并根据要求提出了最大动态范围为9n的模集扩展,提高了并行度。本文还介绍了一种新的模组,利用26n - 1形式的模运算来设计高效的反向变换器,以达到最多9n位。实验结果表明,与现有的具有相同dr的最佳解决方案相比,我们的方案可以使面积减少65.61%,速度提高2.38。与具有较小动态范围的最有效解决方案相比,我们提出的转换器每通道允许更少的比特数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
RNS reverse converters for moduli sets with dynamic ranges of 9n-bit
In this paper, we extend the traditional 3-moduli set {2n, 2n - 1, 2n+1}, with an equivalent 3n-bit dynamic range, and propose a moduli set extension with a maximum dynamic range of 9n and improve the parallelism according to the requirements. This paper also introduces a novel moduli set to design efficient reverse converters by using modular operations of the form 26n - 1 in order to achieve at most 9n-bit. Experimental results suggest that area reductions up to 65.61% and speed up of 2.38 can be obtained with our proposal in comparison with the best solutions existing in the state-of-the-art with the same DR. The proposed converter allows fewer bits per channel in comparison with the most efficient solutions with smaller dynamic ranges.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信