Qingyi Wang, Weiping Chen, Liang Yin, Xiaowei Liu, He Zhang
{"title":"石英振动陀螺仪的接口专用集成电路,其根艾伦方差为0.8°/h","authors":"Qingyi Wang, Weiping Chen, Liang Yin, Xiaowei Liu, He Zhang","doi":"10.1109/NEMS.2013.6559779","DOIUrl":null,"url":null,"abstract":"This paper analyzed the factor of bias drift of quartz vibratory gyroscope, proposed the method of improving bias stability of quartz vibratory gyroscope and designed an interface ASIC of quartz vibratory gyroscope. The bias instability is generated by characteristic of noise in the detecting circuit and the quantity of the driving single in the exciting circuit. We propose a sine-wave exciting circuit which has lower phase noise than the traditional exciting approach. An operational amplifier with low noise and offset voltage temperature coefficient is designed to decrease the bias instability. The interface ASIC integrated on a 5×4.4 mm2 chip with 0.5 μm CMOS process has 40mW power supply, 18nV/Hz1/2 equivalent input noise density, and 0.8°/hour root Allan variance.","PeriodicalId":308928,"journal":{"name":"The 8th Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An interface ASIC of quartz vibratory gyroscope with 0.8°/hour root Allan variance\",\"authors\":\"Qingyi Wang, Weiping Chen, Liang Yin, Xiaowei Liu, He Zhang\",\"doi\":\"10.1109/NEMS.2013.6559779\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper analyzed the factor of bias drift of quartz vibratory gyroscope, proposed the method of improving bias stability of quartz vibratory gyroscope and designed an interface ASIC of quartz vibratory gyroscope. The bias instability is generated by characteristic of noise in the detecting circuit and the quantity of the driving single in the exciting circuit. We propose a sine-wave exciting circuit which has lower phase noise than the traditional exciting approach. An operational amplifier with low noise and offset voltage temperature coefficient is designed to decrease the bias instability. The interface ASIC integrated on a 5×4.4 mm2 chip with 0.5 μm CMOS process has 40mW power supply, 18nV/Hz1/2 equivalent input noise density, and 0.8°/hour root Allan variance.\",\"PeriodicalId\":308928,\"journal\":{\"name\":\"The 8th Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-04-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 8th Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEMS.2013.6559779\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 8th Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEMS.2013.6559779","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An interface ASIC of quartz vibratory gyroscope with 0.8°/hour root Allan variance
This paper analyzed the factor of bias drift of quartz vibratory gyroscope, proposed the method of improving bias stability of quartz vibratory gyroscope and designed an interface ASIC of quartz vibratory gyroscope. The bias instability is generated by characteristic of noise in the detecting circuit and the quantity of the driving single in the exciting circuit. We propose a sine-wave exciting circuit which has lower phase noise than the traditional exciting approach. An operational amplifier with low noise and offset voltage temperature coefficient is designed to decrease the bias instability. The interface ASIC integrated on a 5×4.4 mm2 chip with 0.5 μm CMOS process has 40mW power supply, 18nV/Hz1/2 equivalent input noise density, and 0.8°/hour root Allan variance.