RtrASSoc:一种自适应的超标量可重构片上系统。模拟器

J. L. Silva, R. Costa, G. Jorge
{"title":"RtrASSoc:一种自适应的超标量可重构片上系统。模拟器","authors":"J. L. Silva, R. Costa, G. Jorge","doi":"10.1109/IWSOC.2003.1213034","DOIUrl":null,"url":null,"abstract":"This paper describes the purpose of development for RtrASSoc, an Adaptable, Superscalar and Reconfigurable System on Chip. The RtrASSoc will be used in Embedded Systems that need capacity, performance, and low cost, based on Programmable System-on-Chip (PSOC), where part of the system will be a embedded superscalar processor (ESP), another part will be a Embedded Operating System (EOS), and finally a reconfigurable part where a reconfigurable routines (RR) can be reconfigured, extracted from the application program. A C-compiler extracts the reconfigurable routines from the application program and fix the parameters for reconfiguration that will be used during the execution of the application. The system will be tested in recognition pattern applications in a FPGA Virtex from Xilinx.","PeriodicalId":259178,"journal":{"name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"RtrASSoc: an adaptable superscalar reconfigurable system-on-chip. The simulator\",\"authors\":\"J. L. Silva, R. Costa, G. Jorge\",\"doi\":\"10.1109/IWSOC.2003.1213034\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the purpose of development for RtrASSoc, an Adaptable, Superscalar and Reconfigurable System on Chip. The RtrASSoc will be used in Embedded Systems that need capacity, performance, and low cost, based on Programmable System-on-Chip (PSOC), where part of the system will be a embedded superscalar processor (ESP), another part will be a Embedded Operating System (EOS), and finally a reconfigurable part where a reconfigurable routines (RR) can be reconfigured, extracted from the application program. A C-compiler extracts the reconfigurable routines from the application program and fix the parameters for reconfiguration that will be used during the execution of the application. The system will be tested in recognition pattern applications in a FPGA Virtex from Xilinx.\",\"PeriodicalId\":259178,\"journal\":{\"name\":\"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-07-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWSOC.2003.1213034\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2003.1213034","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文介绍了自适应、超标量、可重构片上系统RtrASSoc的开发目的。RtrASSoc将用于需要容量,性能和低成本的嵌入式系统,基于可编程片上系统(PSOC),其中系统的一部分将是嵌入式标量处理器(ESP),另一部分将是嵌入式操作系统(EOS),最后是可重构部分,其中可重构例程(RR)可以重新配置,从应用程序中提取。c编译器从应用程序中提取可重构例程,并为在应用程序执行期间使用的可重构参数进行修复。该系统将在Xilinx公司的FPGA Virtex上进行模式识别应用测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
RtrASSoc: an adaptable superscalar reconfigurable system-on-chip. The simulator
This paper describes the purpose of development for RtrASSoc, an Adaptable, Superscalar and Reconfigurable System on Chip. The RtrASSoc will be used in Embedded Systems that need capacity, performance, and low cost, based on Programmable System-on-Chip (PSOC), where part of the system will be a embedded superscalar processor (ESP), another part will be a Embedded Operating System (EOS), and finally a reconfigurable part where a reconfigurable routines (RR) can be reconfigured, extracted from the application program. A C-compiler extracts the reconfigurable routines from the application program and fix the parameters for reconfiguration that will be used during the execution of the application. The system will be tested in recognition pattern applications in a FPGA Virtex from Xilinx.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信