{"title":"生物医学信号处理中自适应FIR滤波器的设计","authors":"G. Sahaana","doi":"10.1109/ICCPC55978.2022.10072255","DOIUrl":null,"url":null,"abstract":"Emerging technologies in DSP systems require high performance in order to provide optimal performance. In addition, Adaptive Filtering plays a key role in the implementation of a variety of digital signal processing algorithms and it can change their characteristics to achieve desired output. VLSI implementations of these designs are efficiently used for filtering and communication. This project proposes design of Finite Impulse Response (FIR) Adaptive Filter which employs distributed arithmetic (DA) circuits for availing improvement in performance. DA circuits explicitly reduces the number of partial product generation. That is existing Design is modified to reduce the delay and hardware requirements. In modified filter, the number of adders and multipliers are reduced which effectively enhances the speed of computation. The VLSI design for 8, 16, 32 and 64 taps are analyzed and compared. These designs are implemented using Altera Quartus II software with family stratix II and device EP2C70F896C6 and the results are reported. The results shows that the Filter design using distributed arithmetic circuits offers good performance when compared with Conventional method.","PeriodicalId":367848,"journal":{"name":"2022 International Conference on Computer, Power and Communications (ICCPC)","volume":"81 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of Adaptive FIR filter for Biomedical Signal Processing Applications\",\"authors\":\"G. Sahaana\",\"doi\":\"10.1109/ICCPC55978.2022.10072255\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Emerging technologies in DSP systems require high performance in order to provide optimal performance. In addition, Adaptive Filtering plays a key role in the implementation of a variety of digital signal processing algorithms and it can change their characteristics to achieve desired output. VLSI implementations of these designs are efficiently used for filtering and communication. This project proposes design of Finite Impulse Response (FIR) Adaptive Filter which employs distributed arithmetic (DA) circuits for availing improvement in performance. DA circuits explicitly reduces the number of partial product generation. That is existing Design is modified to reduce the delay and hardware requirements. In modified filter, the number of adders and multipliers are reduced which effectively enhances the speed of computation. The VLSI design for 8, 16, 32 and 64 taps are analyzed and compared. These designs are implemented using Altera Quartus II software with family stratix II and device EP2C70F896C6 and the results are reported. The results shows that the Filter design using distributed arithmetic circuits offers good performance when compared with Conventional method.\",\"PeriodicalId\":367848,\"journal\":{\"name\":\"2022 International Conference on Computer, Power and Communications (ICCPC)\",\"volume\":\"81 6\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-12-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 International Conference on Computer, Power and Communications (ICCPC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCPC55978.2022.10072255\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 International Conference on Computer, Power and Communications (ICCPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCPC55978.2022.10072255","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of Adaptive FIR filter for Biomedical Signal Processing Applications
Emerging technologies in DSP systems require high performance in order to provide optimal performance. In addition, Adaptive Filtering plays a key role in the implementation of a variety of digital signal processing algorithms and it can change their characteristics to achieve desired output. VLSI implementations of these designs are efficiently used for filtering and communication. This project proposes design of Finite Impulse Response (FIR) Adaptive Filter which employs distributed arithmetic (DA) circuits for availing improvement in performance. DA circuits explicitly reduces the number of partial product generation. That is existing Design is modified to reduce the delay and hardware requirements. In modified filter, the number of adders and multipliers are reduced which effectively enhances the speed of computation. The VLSI design for 8, 16, 32 and 64 taps are analyzed and compared. These designs are implemented using Altera Quartus II software with family stratix II and device EP2C70F896C6 and the results are reported. The results shows that the Filter design using distributed arithmetic circuits offers good performance when compared with Conventional method.