并行速度无关体系结构中的混沌处理

Proceedings. International Conference on Parallel Computing in Electrical Engineering Pub Date : 2002-09-22 DOI:10.1109/PCEE.2002.1115264

A. Katkov, J. Szopa

{"title":"并行速度无关体系结构中的混沌处理","authors":"A. Katkov, J. Szopa","doi":"10.1109/PCEE.2002.1115264","DOIUrl":null,"url":null,"abstract":"Mathematical and computer simulation of chaotic processes in parallel architectures with speed independent logical units by means of method of chaotic relaxation with delay is considered. This method allows to imitate effectively the fulfillment of chaotic computing process in parallel architecture. Behavior of network consisting of interacting logical units is considered. We use the circuit for defining the end moment of transient processes in logical units. For computer simulation the solution of the Dirichlet problem for the Laplace differential equation on a rectangular domain in R/sup 2/ was chosen. Numerical simulation of this problem, using networks with speed independent logical units is presented.","PeriodicalId":444003,"journal":{"name":"Proceedings. International Conference on Parallel Computing in Electrical Engineering","volume":"48 4","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Chaotic processing in parallel speed independent architectures\",\"authors\":\"A. Katkov, J. Szopa\",\"doi\":\"10.1109/PCEE.2002.1115264\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Mathematical and computer simulation of chaotic processes in parallel architectures with speed independent logical units by means of method of chaotic relaxation with delay is considered. This method allows to imitate effectively the fulfillment of chaotic computing process in parallel architecture. Behavior of network consisting of interacting logical units is considered. We use the circuit for defining the end moment of transient processes in logical units. For computer simulation the solution of the Dirichlet problem for the Laplace differential equation on a rectangular domain in R/sup 2/ was chosen. Numerical simulation of this problem, using networks with speed independent logical units is presented.\",\"PeriodicalId\":444003,\"journal\":{\"name\":\"Proceedings. International Conference on Parallel Computing in Electrical Engineering\",\"volume\":\"48 4\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-09-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. International Conference on Parallel Computing in Electrical Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PCEE.2002.1115264\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. International Conference on Parallel Computing in Electrical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PCEE.2002.1115264","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

利用带延迟的混沌松弛方法对具有速度无关逻辑单元的并行结构中的混沌过程进行了数学和计算机模拟。该方法可以有效地模拟并行结构下混沌计算过程的实现。考虑了由相互作用的逻辑单元组成的网络的行为。我们使用该电路来定义逻辑单元中暂态过程的结束矩。在计算机模拟中，选择了R/sup /矩形域上拉普拉斯微分方程的Dirichlet问题的解。采用具有速度独立逻辑单元的网络对该问题进行了数值模拟。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Chaotic processing in parallel speed independent architectures

Mathematical and computer simulation of chaotic processes in parallel architectures with speed independent logical units by means of method of chaotic relaxation with delay is considered. This method allows to imitate effectively the fulfillment of chaotic computing process in parallel architecture. Behavior of network consisting of interacting logical units is considered. We use the circuit for defining the end moment of transient processes in logical units. For computer simulation the solution of the Dirichlet problem for the Laplace differential equation on a rectangular domain in R/sup 2/ was chosen. Numerical simulation of this problem, using networks with speed independent logical units is presented.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings. International Conference on Parallel Computing in Electrical Engineering

自引率

0.00%

发文量