基于java的高级OpenMP循环合成方法

2016 IEEE 14th International Conference on Software Engineering Research, Management and Applications (SERA) Pub Date : 2016-06-08 DOI:10.1109/SERA.2016.7516142

Emna Kallel, Y. Aoudni, M. Abid

{"title":"基于java的高级OpenMP循环合成方法","authors":"Emna Kallel, Y. Aoudni, M. Abid","doi":"10.1109/SERA.2016.7516142","DOIUrl":null,"url":null,"abstract":"This paper presents an automatic VHDL code generation method based on the OpenMP parallel programming specification. In order to synthesize C code for loops into hardware, we applied the directives of OpenMP, which specifies portable implementations of shared memory parallel programs. The proposed design flow using this method is described and its implementation details are provided. Experimental results show that the generated vhdl code from OpenMP is competitive with optimized code.","PeriodicalId":412361,"journal":{"name":"2016 IEEE 14th International Conference on Software Engineering Research, Management and Applications (SERA)","volume":"415 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Java-based approach for high level OpenMP loops synthesis\",\"authors\":\"Emna Kallel, Y. Aoudni, M. Abid\",\"doi\":\"10.1109/SERA.2016.7516142\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an automatic VHDL code generation method based on the OpenMP parallel programming specification. In order to synthesize C code for loops into hardware, we applied the directives of OpenMP, which specifies portable implementations of shared memory parallel programs. The proposed design flow using this method is described and its implementation details are provided. Experimental results show that the generated vhdl code from OpenMP is competitive with optimized code.\",\"PeriodicalId\":412361,\"journal\":{\"name\":\"2016 IEEE 14th International Conference on Software Engineering Research, Management and Applications (SERA)\",\"volume\":\"415 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 14th International Conference on Software Engineering Research, Management and Applications (SERA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SERA.2016.7516142\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 14th International Conference on Software Engineering Research, Management and Applications (SERA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SERA.2016.7516142","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

提出了一种基于OpenMP并行编程规范的VHDL代码自动生成方法。为了将C代码循环合成到硬件中，我们使用了OpenMP的指令，该指令指定了共享内存并行程序的可移植实现。描述了采用该方法提出的设计流程，并给出了实现细节。实验结果表明，OpenMP生成的vhdl代码与优化后的代码具有一定的竞争力。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Java-based approach for high level OpenMP loops synthesis

This paper presents an automatic VHDL code generation method based on the OpenMP parallel programming specification. In order to synthesize C code for loops into hardware, we applied the directives of OpenMP, which specifies portable implementations of shared memory parallel programs. The proposed design flow using this method is described and its implementation details are provided. Experimental results show that the generated vhdl code from OpenMP is competitive with optimized code.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 IEEE 14th International Conference on Software Engineering Research, Management and Applications (SERA)

自引率

0.00%

发文量