在ESD设计布局中建立可靠性

Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits Pub Date : 1997-07-21 DOI:10.1109/IPFA.1997.638192

T. Yeoh

{"title":"在ESD设计布局中建立可靠性","authors":"T. Yeoh","doi":"10.1109/IPFA.1997.638192","DOIUrl":null,"url":null,"abstract":"Building in reliability during ESD design layout is key to the success of product design and development. Due to the limitations of automated layout checkers for ESD, knowledge of fundamental device physics, ESD and stress environments are essential.","PeriodicalId":159177,"journal":{"name":"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-07-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Building in reliability during ESD design layout\",\"authors\":\"T. Yeoh\",\"doi\":\"10.1109/IPFA.1997.638192\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Building in reliability during ESD design layout is key to the success of product design and development. Due to the limitations of automated layout checkers for ESD, knowledge of fundamental device physics, ESD and stress environments are essential.\",\"PeriodicalId\":159177,\"journal\":{\"name\":\"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-07-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.1997.638192\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.1997.638192","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

在ESD设计布局中建立可靠性是产品设计和开发成功的关键。由于静电放电自动布局检查器的局限性，了解基本的器件物理、静电放电和应力环境是必不可少的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Building in reliability during ESD design layout

Building in reliability during ESD design layout is key to the success of product design and development. Due to the limitations of automated layout checkers for ESD, knowledge of fundamental device physics, ESD and stress environments are essential.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits

自引率

0.00%

发文量