Roberto Perez-Andrade, R. Cumplido, C. F. Uribe, Fernando Martin del Campo
{"title":"基于线性插入分选器的CFAR检测器的通用硬件架构","authors":"Roberto Perez-Andrade, R. Cumplido, C. F. Uribe, Fernando Martin del Campo","doi":"10.1109/FPL.2008.4629985","DOIUrl":null,"url":null,"abstract":"This paper presents a versatile hardware architecture that implements six variant of the CFAR detector based on linear and non-linear operations. Since some implemented CFAR detectors require sorting, a linear sorter based on a first in first out (FIFO) schema is used. The proposed architecture can be used as a specialized module or co-processor for software defined radar (SDR) applications. The results of implementing the architecture on a field programmable gate array (FPGA) are presented and discussed.","PeriodicalId":137963,"journal":{"name":"2008 International Conference on Field Programmable Logic and Applications","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A versatile hardware architecture for a CFAR detector based on a linear insertion sorter\",\"authors\":\"Roberto Perez-Andrade, R. Cumplido, C. F. Uribe, Fernando Martin del Campo\",\"doi\":\"10.1109/FPL.2008.4629985\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a versatile hardware architecture that implements six variant of the CFAR detector based on linear and non-linear operations. Since some implemented CFAR detectors require sorting, a linear sorter based on a first in first out (FIFO) schema is used. The proposed architecture can be used as a specialized module or co-processor for software defined radar (SDR) applications. The results of implementing the architecture on a field programmable gate array (FPGA) are presented and discussed.\",\"PeriodicalId\":137963,\"journal\":{\"name\":\"2008 International Conference on Field Programmable Logic and Applications\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-09-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International Conference on Field Programmable Logic and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FPL.2008.4629985\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Field Programmable Logic and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FPL.2008.4629985","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A versatile hardware architecture for a CFAR detector based on a linear insertion sorter
This paper presents a versatile hardware architecture that implements six variant of the CFAR detector based on linear and non-linear operations. Since some implemented CFAR detectors require sorting, a linear sorter based on a first in first out (FIFO) schema is used. The proposed architecture can be used as a specialized module or co-processor for software defined radar (SDR) applications. The results of implementing the architecture on a field programmable gate array (FPGA) are presented and discussed.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
