区间标记网络模型的逻辑仿真

Proceedings of the Third International Workshop on Petri Nets and Performance Models, PNPM89 Pub Date : 1989-12-11 DOI:10.1109/PNPM.1989.68547

P. P. K. Chiu, P. Cheung

{"title":"区间标记网络模型的逻辑仿真","authors":"P. P. K. Chiu, P. Cheung","doi":"10.1109/PNPM.1989.68547","DOIUrl":null,"url":null,"abstract":"A novel approach to the application of an interval-labeled net model in logic simulation with timing among concurrent processes is introduced. By means of the model, logic circuit properties involving timing information can be specified and simulated in a multiprocessor-based environment using the token-passing algorithm. A logic simulator with timing information with a structure based on this approach is proposed.<<ETX>>","PeriodicalId":366060,"journal":{"name":"Proceedings of the Third International Workshop on Petri Nets and Performance Models, PNPM89","volume":"97 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Logic simulation with interval-labelled net model\",\"authors\":\"P. P. K. Chiu, P. Cheung\",\"doi\":\"10.1109/PNPM.1989.68547\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel approach to the application of an interval-labeled net model in logic simulation with timing among concurrent processes is introduced. By means of the model, logic circuit properties involving timing information can be specified and simulated in a multiprocessor-based environment using the token-passing algorithm. A logic simulator with timing information with a structure based on this approach is proposed.<<ETX>>\",\"PeriodicalId\":366060,\"journal\":{\"name\":\"Proceedings of the Third International Workshop on Petri Nets and Performance Models, PNPM89\",\"volume\":\"97 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-12-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the Third International Workshop on Petri Nets and Performance Models, PNPM89\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PNPM.1989.68547\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the Third International Workshop on Petri Nets and Performance Models, PNPM89","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PNPM.1989.68547","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

介绍了一种将区间标记网络模型应用于并发进程间时序逻辑仿真的新方法。通过该模型，可以在基于多处理器的环境中使用令牌传递算法指定和模拟涉及时序信息的逻辑电路特性。在此基础上，提出了一种具有时序信息的逻辑模拟器。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Logic simulation with interval-labelled net model

A novel approach to the application of an interval-labeled net model in logic simulation with timing among concurrent processes is introduced. By means of the model, logic circuit properties involving timing information can be specified and simulated in a multiprocessor-based environment using the token-passing algorithm. A logic simulator with timing information with a structure based on this approach is proposed.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the Third International Workshop on Petri Nets and Performance Models, PNPM89

自引率

0.00%

发文量