维特比解码器的实现方案

M. Aboul-Dahab, M. Ashry, S. A. Salih, M.E. Abd-El-Galil
{"title":"维特比解码器的实现方案","authors":"M. Aboul-Dahab, M. Ashry, S. A. Salih, M.E. Abd-El-Galil","doi":"10.1109/NRSC.1998.711484","DOIUrl":null,"url":null,"abstract":"This paper presents a proposed scheme for the implementation of a Viterbi decoder. The implementation process is based upon a trace back algorithm for memory management. Computer simulation of the proposed implementation has been carried out for decoding convolutionally coded messages with constraint length k=3 and rate r=1/2 using the Craftsman Xilinx package. Encouraging results were obtained.","PeriodicalId":128355,"journal":{"name":"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)","volume":"109 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-02-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An implementation scheme for a Viterbi decoder\",\"authors\":\"M. Aboul-Dahab, M. Ashry, S. A. Salih, M.E. Abd-El-Galil\",\"doi\":\"10.1109/NRSC.1998.711484\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a proposed scheme for the implementation of a Viterbi decoder. The implementation process is based upon a trace back algorithm for memory management. Computer simulation of the proposed implementation has been carried out for decoding convolutionally coded messages with constraint length k=3 and rate r=1/2 using the Craftsman Xilinx package. Encouraging results were obtained.\",\"PeriodicalId\":128355,\"journal\":{\"name\":\"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)\",\"volume\":\"109 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-02-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NRSC.1998.711484\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRSC.1998.711484","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种维特比解码器的实现方案。实现过程基于内存管理的回溯算法。利用Craftsman Xilinx软件包,对约束长度k=3、速率r=1/2的卷积编码消息进行了计算机仿真。取得了令人鼓舞的成果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An implementation scheme for a Viterbi decoder
This paper presents a proposed scheme for the implementation of a Viterbi decoder. The implementation process is based upon a trace back algorithm for memory management. Computer simulation of the proposed implementation has been carried out for decoding convolutionally coded messages with constraint length k=3 and rate r=1/2 using the Craftsman Xilinx package. Encouraging results were obtained.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信