超低功耗高增益高速OTA

S. Chauhan, Akash Bahetra, Layak Singh Yadav, A. Chandan
{"title":"超低功耗高增益高速OTA","authors":"S. Chauhan, Akash Bahetra, Layak Singh Yadav, A. Chandan","doi":"10.1109/CICT48419.2019.9066189","DOIUrl":null,"url":null,"abstract":"In this paper, we present a push-pull Inverter based fully differential operational trans-conductance amplifier (OTA) working at 1V power supply with reduced power consumption and high speed performance. Authors have used a modified feed-forward compensated technique to achieve high DC gain and minimum power consumption. The circuit is simulated in standard CMOS 180nm technology. Simulation results obtained are as follows: 57.87dB of DC gain and 82°of phase margin with Unity Gain Bandwidth (UGB) of 4.32MHz for a capacitive load of 0.01pf, a slew rate of 14.13V/μsec and settling time of 93.17nsec have been achieved. The proposed design shows average power consumption of 253.3nWatt. Simulation results are same after post layout simulation. The maximum propagation delay calculated with parasitic capacitances is 65.68nsec. Along with 180nm technology the same OTA has been simulated on 90nm and 45nm technology and a comparative study by analyzing performance in all three technologies have been presented by the authors.","PeriodicalId":234540,"journal":{"name":"2019 IEEE Conference on Information and Communication Technology","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Ultra Low Power High Gain High Speed OTA\",\"authors\":\"S. Chauhan, Akash Bahetra, Layak Singh Yadav, A. Chandan\",\"doi\":\"10.1109/CICT48419.2019.9066189\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we present a push-pull Inverter based fully differential operational trans-conductance amplifier (OTA) working at 1V power supply with reduced power consumption and high speed performance. Authors have used a modified feed-forward compensated technique to achieve high DC gain and minimum power consumption. The circuit is simulated in standard CMOS 180nm technology. Simulation results obtained are as follows: 57.87dB of DC gain and 82°of phase margin with Unity Gain Bandwidth (UGB) of 4.32MHz for a capacitive load of 0.01pf, a slew rate of 14.13V/μsec and settling time of 93.17nsec have been achieved. The proposed design shows average power consumption of 253.3nWatt. Simulation results are same after post layout simulation. The maximum propagation delay calculated with parasitic capacitances is 65.68nsec. Along with 180nm technology the same OTA has been simulated on 90nm and 45nm technology and a comparative study by analyzing performance in all three technologies have been presented by the authors.\",\"PeriodicalId\":234540,\"journal\":{\"name\":\"2019 IEEE Conference on Information and Communication Technology\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Conference on Information and Communication Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICT48419.2019.9066189\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Conference on Information and Communication Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICT48419.2019.9066189","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本文中,我们提出了一种基于推挽逆变器的全差分运算跨导放大器(OTA),工作在1V电源下,具有低功耗和高速性能。作者采用了一种改进的前馈补偿技术来实现高直流增益和最小功耗。该电路在标准CMOS 180nm工艺下进行了仿真。仿真结果表明:在电容性负载为0.01pf的情况下,获得了57.87dB的直流增益和82°的相位裕度,单位增益带宽(UGB)为4.32MHz,转换速率为14.13V/μsec,稳定时间为93.17nsec。本设计的平均功耗为253.3nWatt。经过后期布局仿真,仿真结果相同。根据寄生电容计算的最大传播延迟为65.68nsec。与180nm技术一样,同样的OTA也在90nm和45nm技术上进行了仿真,并通过分析这三种技术的性能进行了比较研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Ultra Low Power High Gain High Speed OTA
In this paper, we present a push-pull Inverter based fully differential operational trans-conductance amplifier (OTA) working at 1V power supply with reduced power consumption and high speed performance. Authors have used a modified feed-forward compensated technique to achieve high DC gain and minimum power consumption. The circuit is simulated in standard CMOS 180nm technology. Simulation results obtained are as follows: 57.87dB of DC gain and 82°of phase margin with Unity Gain Bandwidth (UGB) of 4.32MHz for a capacitive load of 0.01pf, a slew rate of 14.13V/μsec and settling time of 93.17nsec have been achieved. The proposed design shows average power consumption of 253.3nWatt. Simulation results are same after post layout simulation. The maximum propagation delay calculated with parasitic capacitances is 65.68nsec. Along with 180nm technology the same OTA has been simulated on 90nm and 45nm technology and a comparative study by analyzing performance in all three technologies have been presented by the authors.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信